AD6655
PRODUCTIONIF Diversity Receiver
- Part Models
- 6
- 1ku List Price
- Starting From $63.57
Part Details
- SNR = 74.5 dBc (75.5 dBFS) in a 32.7 MHz BW at 70 MHz at 150 MSPS
- SFDR = 80 dBc to 70 MHz at 150 MSPS
- 1.8 V analog supply operation
- 1.8 V to 3.3 V CMOS output supply or 1.8 V LVDS output supply
- Integer 1-to-8 input clock divider
- Integrated dual-channel ADC
- Sample rates up to 150 MSPS
- IF sampling frequencies to 450 MHz
- Internal ADC voltage reference
- Integrated ADC sample-and-hold inputs
- Flexible analog input range: 1 V p-p to 2 V p-p
- ADC clock duty cycle stabilizer
- 95 dB channel isolation/crosstalk
- Integrated wideband digital downconverter (DDC)
- 32-bit complex, numerically controlled oscillator (NCO)
- Decimating half-band filter and FIR filter
- Supports real and complex output modes
- Fast attack/threshold detect bits
- Composite signal monitor
- Energy-saving power-down modes
The AD6655 is a mixed-signal intermediate frequency (IF) receiver consisting of dual 14-bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS ADCs and a wideband digital downconverter (DDC). The AD6655 is designed to support communications applications where low cost, small size, and versatility are desired.
The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth differential sample-and-hold analog input amplifiers supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.
ADC data outputs are internally connected directly to the digital downconverter (DDC) of the receiver, simplifying layout and reducing interconnection parasitics. The digital receiver has two channels and provides processing flexibility. Each receive channel has four cascaded signal processing stages: a 32-bit frequency translator (numerically controlled oscillator (NCO)), a half-band decimating filter, a fixed FIR filter, and an fADC/8 fixed-frequency NCO.
In addition to the receiver DDC, the AD6655 has several functions that simplify the automatic gain control (AGC) function in the system receiver. The fast detect feature allows fast overrange detection by outputting four bits of input level information with short latency.
In addition, the programmable threshold detector allows monitoring of the incoming signal power using the four fast detect bits of the ADC with low latency. If the input signal level exceeds the programmable threshold, the coarse upper threshold indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition.
The second AGC-related function is the signal monitor. This block allows the user to monitor the composite magnitude of the incoming signal, which aids in setting the gain to optimize the dynamic range of the overall system.
After digital processing, data can be routed directly to the two external 14-bit output ports. These outputs can be set from 1.8 V to 3.3 V CMOS or as 1.8 V LVDS. The CMOS data can also be output in an interleaved configuration at a double data rate using only Port A.
The AD6655 receiver digitizes a wide spectrum of IF frequencies. Each receiver is designed for simultaneous reception of the main channel and the diversity channel. This IF sampling architecture greatly reduces component cost and complexity compared with traditional analog techniques or less integrated digital methods.
Flexible power-down options allow significant power savings, when desired.
Programming for setup and control is accomplished using a 3-bit SPI-compatible serial interface.
The AD6655 is available in a 64-lead LFCSP and is specified over the industrial temperature range of −40°C to +85°C.
Product Highlights
- Integrated dual, 14-bit, 150 MSPS ADC.
- Integrated wideband decimation filter and 32-bit complex NCO.
- Fast overrange detect and signal monitor with serial output.
- Proprietary differential input maintains excellent SNR performance for input frequencies up to 450 MHz.
- Flexible output modes, including independent CMOS, interleaved CMOS, IQ mode CMOS, and interleaved LVDS.
- SYNC input allows synchronization of multiple devices.
- 3-bit SPI port for register programming and register readback.
- Communications
- Diversity radio systems
- Multimode digital receivers (3G)
- TD-SCDMA, WiMax, WCDMA, CDMA2000, GSM, EDGE, LTE
- I/Q demodulation systems
- Smart antenna systems
- General-purpose software radios
- Broadband data applications
Documentation
Data Sheet 1
Application Note 13
Technical Articles 1
Evaluation Design File 2
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD6655ABCPZ-105 | 64-Lead LFCSP (9mm x 9mm w/ EP) | ||
| AD6655ABCPZ-125 | 64-Lead LFCSP (9mm x 9mm w/ EP) | ||
| AD6655ABCPZ-150 | 64-Lead LFCSP (9mm x 9mm w/ EP) | ||
| AD6655ABCPZ-80 | 64-Lead LFCSP (9mm x 9mm w/ EP) | ||
| AD6655ABCPZRL7-125 | 64-Lead LFCSP (9mm x 9mm w/ EP) | ||
| AD6655ABCPZRL7-150 | 64-Lead LFCSP (9mm x 9mm w/ EP) |
| Part Models | Product Lifecycle | PCN |
|---|---|---|
| No Match Found | ||
|
Jun 9, 2021 - 20_0126 Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea |
||
| AD6655ABCPZ-125 | PRODUCTION | |
| AD6655ABCPZ-150 | PRODUCTION | |
| AD6655ABCPZ-80 | PRODUCTION | |
| AD6655ABCPZRL7-125 | PRODUCTION | |
|
Jan 29, 2014 - 14_0014 ADI Corporate Obsolescence Notice-January 2014 (Standard Products) |
||
| AD6655ABCPZ-105 | Obsolete | |
| AD6655ABCPZRL7-150 | Obsolete | |
This is the most up-to-date revision of the Data Sheet.
Software Resources
Can't find the software or driver you need?
Request a Driver/SoftwareTools & Simulations
Virtual Eval - BETA
Virtual Eval is a web application to assist designers in product evaluation of ADCs, DACs, and other ADI products. Using detailed models on Analog’s servers, Virtual Eval simulates crucial part performance characteristics within seconds. Configure operating conditions such as input tones and external jitter, as well as device features like gain or digital down-conversion. Performance characteristics include noise, distortion, and resolution, FFTs, timing diagrams, response plots, and more.
Open ToolVisual Analog
For designers who are selecting or evaluating high speed ADCs, VisualAnalog™ is a software package that combines a powerful set of simulation and data analysis tools with a user-friendly graphical interface.
Open ToolAD6655 IBIS Models 2
Evaluation Kits
AD6655 Evaluation Board
Resources
Latest Discussions
No discussions on AD6655 yet. Have something to say?
Start a Discussion on EngineerZone®