The ADALM-PLUTO is a complete open reference design for SDR that helps you quickly verify your ADI RF product-based designs and get them to production faster. It includes schematics, HDL, firmware, embedded Linux, drivers, and host drivers for ADI’s transceiver products.
Fast track your design
AD9363
RECOMMENDED FOR NEW DESIGNSRF Agile Transceiver
- Part Models
- 2
- 1ku List Price
- Starting From $102.72
Part Details
- Radio frequency (RF) 2 × 2 transceiver with integrated 12-bit DACs and ADCs
- Wide bandwidth: 325 MHz to 3.8 GHz
- Supports time division duplex (TDD) and frequency division duplex (FDD) operation
- Tunable channel bandwidth (BW): up to 20 MHz
- Receivers: 6 differential or 12 single-ended inputs
- Superior receiver sensitivity with a noise figure: 3 dB
- Receive (Rx) gain control
- Real-time monitor and control signals for manual gain
- Independent automatic gain control (AGC)
- Dual transmitters: 4 differential outputs
- Highly linear broadband transmitter
- Transmit (Tx) error vector magnitude (EVM): −34 dB
- Tx noise: ≤−157 dBm/Hz noise floor
- Tx monitor: 66 dB dynamic range with 1 dB accuracy
- Integrated fractional N synthesizers
- 2.4 Hz local oscillator (LO) step size
- CMOS/LVDS digital interface
The AD9363 is a high performance, highly integrated RF agile transceiver designed for use in 3G and 4G femtocell applications. Its programmability and wideband capability make it ideal for a broad range of transceiver applications. The device combines an RF front end with a flexible mixed-signal baseband section and integrated frequency synthesizers, simplifying design-in by providing a configurable digital interface to a processor. The AD9363 operates in the 325 MHz to 3.8 GHz range, covering most licensed and unlicensed bands. Channel bandwidths from less than 200 kHz to 20 MHz are supported.
The two independent direct conversion receivers have state-of-the-art noise figure and linearity. Each Rx subsystem includes independent automatic gain control (AGC), dc offset correction, quadrature correction, and digital filtering, thereby eliminating the need for these functions in the digital baseband. The AD9363 also has flexible manual gain modes that can be externally controlled. Two high dynamic range ADCs per channel digitize the received I and Q signals and pass them through configurable decimation filters and 128-tap finite impulse response (FIR) filters to produce a 12-bit output signal at the appropriate sample rate.
The transmitters use a direct conversion architecture that achieves high modulation accuracy with ultralow noise. This transmitter design produces a best-in-class Tx EVM of −34 dB, allowing significant system margin for the external power amplifier (PA) selection. The on-board Tx power monitor can be used as a power detector, enabling highly accurate Tx power measurements.
The fully integrated phase-locked loops (PLLs) provide low power fractional N frequency synthesis for all receive and transmit channels. Channel isolation, demanded by FDD systems, is integrated into the design. All voltage controlled oscillators (VCOs) and loop filter components are integrated. The core of the AD9363 can be powered directly from a 1.3 V regulator. The IC is controlled via a standard 4-wire serial port and four real-time I/O control pins. Comprehensive power-down modes are included to minimize power consumption during normal use. The AD9363 is packaged in a 10 mm × 10 mm, 144-ball chip scale package ball grid array (CSP_BGA).
Applications
- 3G enterprise femtocell base stations
- 4G femtocell base stations
- Wireless video transmission
Download the complete design file resource package including user guides.
The ADRV9363-W/PCBZ evaluation board will be available in June 2017. In the meantime you can use the AD-FMCOMMS3 for evaluation. The ADRV9363 will be in the same form factor and use the same FMC interface as AD-FMCOMMS3. It will be supported by the same carrier platforms and same software and tools. Limited by the functionality of AD9363, the ADRV9363 only supports 325MHz to 3.8GHz tuning range and up to 20MHz channel bandwidth. In addition, the ADRV9363 will use an on-board oscillator for external reference clock and it doesn’t offer EXT_LO test point.
Documentation
Data Sheet 1
Product Highlight 1
Device Drivers 2
3rd Party Solutions 1
Solutions Bulletin & Brochure 1
Product Highlight 1
Analog Dialogue 1
Webcast 2
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9363ABCZ | 144-Ball CSPBGA (10mm x 10mm x 1.7mm) | ||
| AD9363ABCZ-REEL | 144-Ball CSPBGA (10mm x 10mm x 1.7mm) |
This is the most up-to-date revision of the Data Sheet.
Software Resources
Evaluation Software 0
Hardware Ecosystem
| Parts | Product Life Cycle | Description |
|---|---|---|
| ADP2164 | RECOMMENDED FOR NEW DESIGNS | 6.5V, 4 A, High Efficiency, Step-Down DC-to-DC Regulator |
| Buck Regulators & Controllers 1 | ||
| ADP5040 | RECOMMENDED FOR NEW DESIGNS | Micro PMU with 1.2 A Buck Regulator and Two 300 mA LDOs |
| Clocks 1 | ||
| AD9548 | RECOMMENDED FOR NEW DESIGNS | Quad/Octal Input Network Clock Generator/Synchronizer |
| Linear Regulators 1 | ||
| ADP1755 | PRODUCTION | 1.2A Low-Vin, Adjustable-Vout LDO Linear Regulator |
| LNAs & Power Amplifiers 6 | ||
| ADL5602 | RECOMMENDED FOR NEW DESIGNS | 50 MHz TO 4.0 GHz RF/IF Gain Block |
| ADL5521 | RECOMMENDED FOR NEW DESIGNS | 400 MHz TO 4000 MHz Low Noise Amplifier |
| ADL5523 | RECOMMENDED FOR NEW DESIGNS | 400 MHz TO 4000 MHz Low Noise Amplifier |
| ADL5320 | RECOMMENDED FOR NEW DESIGNS | 400 MHz TO 2700 MHz ¼ Watt RF Driver Amplifier |
| ADL5321 | RECOMMENDED FOR NEW DESIGNS | 2.3 GHz TO 4.0 GHz ¼ Watt RF Driver Amplifier |
| ADL5324 | RECOMMENDED FOR NEW DESIGNS | 400 MHz TO 4000 MHz ½ Watt RF Driver Amplifier |
| PLL Synthesizers 1 | ||
| ADF4351 | RECOMMENDED FOR NEW DESIGNS | Wideband Synthesizer with Integrated VCO |
Tools & Simulations
Evaluation Kits
AD9361 Wideband Software Defined Radio Board
Resources
Software
Latest Discussions
No discussions on AD9363 yet. Have something to say?
Start a Discussion on EngineerZone®