



SC1894

Serial Peripheral Interface Programming Guide

UG6343; Rev 3.2; 5/21

Abstract

This document provides the information necessary to develop the host software to communicate with the SC1894 by way of the Serial Peripheral Interface (SPI).

TABLE OF CONTENTS

1. Introduction	8
1.1. Scope	8
1.2. Acronyms	8
1.3. Revision History	9
1.4. References	9
2. Hardware Interface	10
2.1. SPI Bus Hardware	10
2.2. LOADENB (Pin 60) For Firmware Upgrade	14
2.3. RESETN (Pin 49) to Reset SC1894	14
3. SPI Host Message Communication	15
3.1. Host Procedure for 4-Byte Message Communication	15
3.1.1. MRB Read Transaction	15
3.1.2. MRB Write Transaction	15
3.1.3. RSR Read Command	16
3.1.4. CHK Read Command	16
3.1.5. CHK Write Command	16
3.1.6. Read/Write Message Protocol	17
3.2. SPI Message Read/Write Command Format	19
3.2.1. Host Message to Read 1-byte from the Scratch Memory	19
3.2.2. Host Message to Read 2-bytes From the Scratch Memory	19
3.2.3. Host Message to Write 1-byte to the Scratch Memory	19
3.2.4. Host Message to Write 2-bytes to the Scratch Memory	19
3.2.5. Supported SPI Message Communication Commands	20
3.3. Special Commands	22
3.4. Special SPI Commands for Smooth Mode Calibration	23
3.5. Average of the Magnitudes of the Coefficients	24
3.6. Examples of SPI Message Communication Commands	25
3.6.1. To Read the FW Build LSB From Scratch	25
3.6.2. To Enable/Disable RFOUT	26
3.6.3. To Clear Warnings	27
3.6.4. Write MaxPWRCalParameters A	28
3.6.5. To Clear MaxPWRCalParameters B	29
3.6.6. To Read Cost Function Value	30
3.6.7. To Transfer ATE Calibration parameters from OTP to EEPROM	30
3.6.8. To Read Temperature IC	31
3.6.9. To Read RFIN and RFFB PMU Values	32
4. Reprogramming the EEPROM	33
4.1. EEPROM Mapping and Customer Configuration Parameters	33
4.1.1. Frequency Range Configuration	37

4.1.2.	External Clock Configuration	37
4.1.3.	Wideband Optimization Customer Configuration Parameters.....	39
4.1.4.	Meeting Spectral Emission Limits Very Close to Carrier.....	41
4.1.5.	Aggressiveness of Re-adaptation on Power Steps	43
4.1.6.	Power Change Detection Trigger Parameters	44
4.1.7.	Lower Freeze Threshold	44
4.1.8.	GaN PA Mode Optimization	45
4.1.9.	Transfer ATE Calibration parameters from OTP to EEPROM.....	47
4.1.10.	Smooth Mode Temperature and Gain Compensation.....	48
4.1.11.	PDET Temperature Compensation Disabled	49
4.1.12.	Automatic PDET Temperature Compensation.....	49
4.1.13.	Automatic PDET Temperature Compensation with PA Gain Compensation	49
4.2.	EEPROM Write Instruction	50
4.3.	EEPROM Read Instruction	53
4.4.	EEPROM Endurance	53
5.	<i>Reading the Cost Function Variable.....</i>	54
6.	<i>Power Measurement Unit (PMU).....</i>	55
6.1.	PMU Calibration Flow	55
6.1.1.	PMU Scratch Parameters.....	56
6.2.	Conversion of Read PMU values to dBm values.....	57
6.3.	TDD Considerations—Operation with < 100% Duty Cycle.....	57
6.3.1.	For Systems with a Fixed Rx/Tx Duty Cycle	57
6.3.2.	For Systems with a Variable Rx/Tx Duty Cycle.....	57
6.4.	PMU EEPROM Parameters	58
7.	<i>Debug Features</i>	59
7.1.	CCDF Parameters	59
7.2.	Internal Temperature Sensor.....	60
7.3.	Spectrum Reporting (SEM and PSD).....	60
7.3.1.	Spectrum Emission Mask (SEM) Parameters.....	60
7.3.2.	Power Spectral Density (PSD) Parameters	61
8.	<i>Factory Calibration</i>	62
8.1.	Smooth Mode Calibration	62
8.1.1.	Single Point of Calibration at Frequency A.....	63
8.1.2.	Second Point of Calibration at Frequency B	63
9.	<i>Narrowband Firmware</i>	64
9.1.	Overview.....	64
9.2.	Operating Modes.....	64
9.2.1.	FW4.1.03.08 Mode	65
9.2.2.	Bin Switching Mode.....	65
9.2.2.1.	Calibration Procedure	65
9.2.2.2.	Operation in the Field Without Adaptation	66

9.2.2.3.	Operation in the Field With Adaptation	66
9.3.	Scratch Parameters	67
9.3.1.	Adaptation Freeze	68
9.3.2.	RAM Bins	68
9.3.3.	Bin Format	68
9.3.3.1.	FSA Iterations Parameter	69
9.3.3.2.	Checksum	70
9.4.	Special Action Commands	70
9.4.1.	SPI Commands for Memory Management	71
9.4.1.1.	EEPROM to RAM Transfer	71
9.4.1.2.	RAM to EEPROM Transfer	71
9.4.1.3.	Shadow Bin to RBIN Transfer	72
9.4.1.4.	RBIN to Shadow Bin Transfer	72
9.4.1.5.	Host <-> RBIN Transfer	72
9.4.1.6.	RBIN to Analog Correction Engine Transfer	72
9.4.1.7.	Analog Correction Engine to RBIN Transfer	73
9.4.2.	Working with Narrowband Signals	74
9.4.2.1.	Bandwidth Definitions	74
9.4.2.2.	Computing Spectral Parameters	76
9.5.	EEPROM Mapping and Customer Configuration Parameters	84
9.5.1.1.	Enable Calibration Config Parameter	85
9.5.1.2.	Bin Switching Mode Disable Config Parameter	85
9.5.1.2.1.	Use of Enable Calibration and Bin Switching Mode Disable Config Parameters	85
9.5.1.3.	Narrowband Mode Enable Config Parameter	86
9.6.	Detailed Procedure for EBIN Calibration	86
9.6.1.	Calibration Signal	86
9.6.2.	EBIN Calibration Procedure	87
9.7.	Functionality Not Supported	88
9.7.1.	Spectral Emission Mask (SEM) Reporting	88
9.7.2.	Wideband Optimization	88
10.	<i>Example Code</i>	89
10.1.	Set Frequency Range Example Code	89
10.2.	Get SPI Message Parameters Example Code	91
10.3.	SC1894 Clear Max PWR Cal Parameters Example Code (Optimized)	93

10.4.	SC1894 Set Max PWR Cal Parameters (Smooth Mode Calibration).....	93
10.5.	Read Cost Example Code	95
10.6.	Read PMU CCDF Example Code.....	97
10.7.	Set CCDF Mode Example Code	100
10.8.	Get RFIN and RFFB PSD Example Code	101
10.9.	Read EEPROM Customer Configuration Parameters	103
10.10.	Convert 16-bit Signed Values from EEPROM Example Code.....	106
10.11.	Convert 8-bit Signed Values from EEPROM Example Code.....	106
10.12.	Convert 16-bit Signed Values from Scratch Example Code	106

List of Figures

<i>Figure 1: Host SPI Connection for Multiple SC1894 Applications.....</i>	<i>10</i>
<i>Figure 2: Interface Connector for Development</i>	<i>10</i>
<i>Figure 3: Single-Byte Read</i>	<i>12</i>
<i>Figure 4: Single-Byte Write.....</i>	<i>12</i>
<i>Figure 5: Four-Byte Write</i>	<i>12</i>
<i>Figure 6: Four-Byte Read.....</i>	<i>13</i>
<i>Figure 7: SPI Special Command 06.....</i>	<i>13</i>
<i>Figure 8: Host Flow Diagram.....</i>	<i>18</i>
<i>Figure 9: Example of SEM Setting for Wideband Mode for Two Separated LTE 10MHz Carriers.....</i>	<i>40</i>
<i>Figure 10: Guard Band</i>	<i>41</i>
<i>Figure 11: NOOB and FOOB Definitions</i>	<i>42</i>
<i>Figure 12: Aggressiveness on Power Steps.....</i>	<i>43</i>
<i>Figure 13: SC1894 Correction Path Block Diagram</i>	<i>45</i>
<i>Figure 14: PMU Calibration Flow.....</i>	<i>55</i>
<i>Figure 15: Smooth adaptation Calibration Procedure at Center Frequency A.....</i>	<i>62</i>
<i>Figure 16: Multi-Narrowband Carrier Bandwidth Definition</i>	<i>74</i>

List of Tables

<i>Table 1: Scratch Parameters Available Through SPI Messages</i>	<i>20</i>
<i>Table 2: Special SPI Commands</i>	<i>22</i>
<i>Table 3: SPI Messages Communication Commands for Smooth Mode Calibration</i>	<i>24</i>
<i>Table 4: Scratch Parameters for Smooth Calibration Command Status</i>	<i>24</i>
<i>Table 5: EEPROM Mapping.....</i>	<i>33</i>
<i>Table 6: EEPROM Addresses for Customer Configuration Parameters.....</i>	<i>34</i>
<i>Table 7: SC1894 Frequency Ranges.....</i>	<i>37</i>
<i>Table 8: External Clock Configuration EEPROM Parameters</i>	<i>38</i>
<i>Table 9: External Clock Configuration values</i>	<i>38</i>
<i>Table 10: Wideband Performance EEPROM Parameters.....</i>	<i>39</i>
<i>Table 11: SEM Parameters or Wideband Mode or Two Separated LTE 10 MHz Carriers.....</i>	<i>40</i>
<i>Table 12: EEPROM Parameters or Aggressiveness of Re-adaptation on Power Steps</i>	<i>44</i>
<i>Table 13: Power Change Detection Trigger Parameters.....</i>	<i>44</i>
<i>Table 14: GaN PA Mode EEPROM Parameter</i>	<i>46</i>
<i>Table 15: ATE Calibration Offset Zone Written EEPROM Parameter</i>	<i>47</i>
<i>Table 16: EEPROM Addresses for ATE Calibration Parameters</i>	<i>47</i>
<i>Table 17: OTP to EEPROM Transfer Special SPI Command</i>	<i>47</i>
<i>Table 18: PDET Compensation Flags</i>	<i>48</i>
<i>Table 19: SC1894 EEPROM Endurance</i>	<i>53</i>
<i>Table 20: Power Measurement Unit Scratch Parameters.....</i>	<i>56</i>
<i>Table 21: PMU EEPROM Parameter.....</i>	<i>58</i>
<i>Table 22: CCDF EEPROM Parameters</i>	<i>59</i>
<i>Table 23: CCDF Scratch Parameters</i>	<i>59</i>
<i>Table 24: Internal Temperature Sensor Scratch Parameters</i>	<i>60</i>
<i>Table 25: SEM EEPROM Parameters</i>	<i>60</i>
<i>Table 26: SEM Scratch Parameters</i>	<i>60</i>
<i>Table 27: PSD Scratch Parameters</i>	<i>61</i>
<i>Table 28: Scratch Parameters for Narrowband Firmware.....</i>	<i>67</i>
<i>Table 29: BIN Organization</i>	<i>69</i>
<i>Table 30: Narrowband Firmware SPI Special Action Commands</i>	<i>70</i>
<i>Table 31: RBIN to ACE Transfer Command Encoding.....</i>	<i>73</i>

Table 32: ACE to RBIN Transfer Command Encoding..... 74

Table 33: CSP Computation Constant Parameters 76

Table 34: CSP Computation Output Parameters..... 76

Table 35: EEPROM Memory Map..... 84

Table 36: EBIN Mapping..... 84

Table 37: ACCP Parameters for Narrowband Firmware 85

1. Introduction

1.1. Scope

This document provides the information necessary to develop the host software to communicate with the SC1894 through the Serial Peripheral Interface (SPI).

1.2. Acronyms

Acronyms	Description
AGC	Automatic Gain Control
CCDF	Complementary Cumulative Distribution Function
EEPROM	Electrically Erasable, Programmable, Read-Only Memory
OTP	One Time Programmable memory
EVB	Evaluation Board
EVK	Evaluation Board Kit
PAR	Peak-to-Average Ratio
PVT	Process, Voltage and Temperature.
RF	Radio Frequency
RFFB	RF Feedback
RFIN	RF Input
RFOUT	RF Output
RFPAL	RF PA Linearization
SPI	Serial Peripheral Interface
SSN	SPI Slave Select Enable
VHF	Very High Frequency
EBIN	EEPROM Bin
RBIN	RAM Bin
ACE	Analog Correction Engine
FSA	Full Speed Adaptation

1.3. Revision History

Revision	Description
0.8	Preliminary version based on firmware 4.0.02.11
1.0	Based on firmware 4.0.05.00, Updated EEPROM mapping and added SPI commands for 1 or 2 point of smooth adaptation calibration
2.0	Based on firmware 4.1. Add all new features for SC1894-00, SC1894-13 and SC1894-23.
2.1	Added Power Spectrum Density, Wideband and High PAR optimization parameters and updated example codes. Fixed minor formatting and typos.
2.2	Fixed RFIN_PeakPower_10ns and RFFB_PeakPower_10ns scratch addresses. Updated Smooth Calibration procedure to fix some issues and added example code. Updated Read/Write message protocol to add 5ms delay between RSR read commands.
2.3	Added new RFFB AGC index, fixed a few typos in addresses and variable size. Clarify calibration procedure. Added new parameters for GaN PA performance optimization, aggressiveness of re-adaptation on power steps and ATE Calibration offsets transfer from OTP to EEPROM.
2.4	Fixed instructions to read cost function variable and Internal IC Temperature. Added Examples of SPI Message Communication Commands and Matlab example code to Read and plot RFIN and RFFB PSD.
2.5	Updated Read/Write message protocol. Added Examples of SPI Message Communication Commands to read RFIN and RFFB PMU values. Updated EEPROM mapping to reflect bigger FW section. Added Smooth Mode Temperature and Gain Compensation Discussion.
2.6	Added extra information on GaN Mode.
2.7	Added back Get Output Status which was accidentally removed in previous version.
3.0	Added explanation of Lower Freeze Threshold parameter. Added description of Linearizer mode 2 and section on optimizing correction for meeting SEM specs close to carrier. Added description of power change detection trigger parameters. Removed features no longer supported. General edits to remove requirement for NDA to access SC1894 collateral
3.1	Fixed Table 18 and formatting issues.
3.2	Added Section on Narrowband Firmware.

1.4. References

Document
1. SC1894 FW4.1.03.08 Quick Start Guide
2. GUI Installation Guide
3. SC1894 Hardware Design Guide
4. SC1894 FW4.1.03.08 Release Notes
5. SC1894 Data Sheet
6. SC1894 and PA System Design Power Budget Calculator
7. Microchip 25A512 Data Sheet
8. SC1894 FW4.5.01.00 Release Notes

2. Hardware Interface

2.1. SPI Bus Hardware

The SPI bus comprises four signals: SCLK, SSN, SDI and SDO. The SC1894 can only be used as a slave and the SPI clock can operate from 50KHz to 4MHz. The SPI bus can be shared with multiple slave devices (including several SC1894's). In this case, each slave must have a distinct Slave Select signal (SSN) from the host controller (see Figure 1). Refer to the "SC1894 Hardware Design Guide" for additional information.




Figure 1: Host SPI Connection for Multiple SC1894 Applications

IMPORTANT: It is highly recommended to use a 14-pin connector for debug with the GUI (see Figure 2). GUI only supports one SSN, so it is recommended to add a 0Ω resistor as shown in Figure 1 to enable debugging with the GUI.

WDTEN	1	2	N/C
LOADENB	3	4	STATO
DGPIO0	5	6	RESETN
DGPIO1	7	8	SSN
GND	9	10	SDI
GND	11	12	SDO
GND	13	14	SCLK

Figure 2: Interface Connector for Development

The SPI bus operates in Mode 0 (CPOL = 0 and CPHA = 0), which means that the data is sampled on the rising edge, and is generated on the falling edge, of SCLK. The signals use 3.3V digital CMOS levels. A detailed signal description is provided below:

- SCLK input: should receive a clock signal from the host during SPI transactions. The clock must have a 50% duty cycle. Internal to the SC1894, this pin is pulled down to ground through a 50KΩ resistor.
- SSN (Slave Select input) functions as an active-low slave selector. Internal to the SC1894, this pin is pulled up to DVDD33 by a 50KΩ resistor.
- SDI input: functions to receive addresses, messages/commands, and data values from the host. This signal should be wired to the MOSI (master out/slave in) signal from the Bus Master. Internal to the SC1894, this pin is pulled down to ground through a 50KΩ resistor.
- SDO three-state output: this signal should be wired to the host MISO signal (master in/slave out). This pin does not have an internal pullup/pulldown and must be externally pulled-up by a 10KΩ resistor to DVDD33. This pin is capable of driving 12mA. Below is the equation for determining the maximum load capacitance for the SDO pin:
 - C_{MAX} (shunt to ground) = $3.75e-4/f_{SPI}$ (in Farad), where f_{SPI} is the frequency of the SPI communication in Hz.
 - For example: for $f_{SPI} = 3\text{MHz}$, the maximum load capacitance (C_{MAX}) to ground is 125pF. The SC1894 SDO pin capacitance is 2.8pF and must be taken into account when calculating C_{MAX} .
 - For values greater than C_{MAX} , a buffer such as the NC7WZ16P6X would be required.

IMPORTANT: SSN should be disabled after each transaction as described below.

In addition to these pins, pin 49 (RESETN) and pin 60 (LOADENB) are required for:

- operating the GUI
- upgrading FW
- configuring the SC1894 from the host.

See sections 2.2 and 2.3 for additional details.

Figure 3 to Figure 7 illustrate examples of transactions used for SPI host message communication (section 3) or EEPROM read and write instructions (section 4).

See Microchip 25A512 data sheet [7] for additional details on transactions with the internal EEPROM.




Figure 3: Single-Byte Read




Figure 4: Single-Byte Write




Figure 5: Four-Byte Write




Figure 6: Four-Byte Read




Figure 7: SPI Special Command 06

2.2. LOADENB (Pin 60) For Firmware Upgrade

LOADENB (pin 60) should be utilized when updating firmware. Input to the pin should be 3.3V CMOS level. Internally, this pin is pulled down to ground through a 50K Ω resistor. If the system has a host controller, it is recommended to connect this pin to one of its GPIO's. While this signal is set LOW, the SC1894 will be in normal operational mode. When the LOADENB signal is high, the SC1894 will be placed in a special mode where the SPI Bus is directly connected to the internally embedded EEPROM. In this mode, the SC1894 must be placed in a continuous reset mode by setting pin 49 (RESETN) to low. Throughout firmware updates, LOADENB must be at logic level high and. at the completion of the process, the signal must transition to logic level low. After the programming has been completed, a hard reset should be initiated by commanding the RESETN input low for at least 1 μ s, then toggled high.

2.3. RESETN (Pin 49) to Reset SC1894

It is required that RESETN, pin 49, be connected to a host processor through a GPIO connection or use a 1 μ F capacitor connected between pin 49 and ground. The RESETN pin is internally pulled-up to DVDD33 through a 50K Ω resistor. The RESETN (active-low) signal must be kept low for at least 100 μ s after the last supply is ramped to at least 90% of its final level; or it can be pulsed (from high to low, kept there for at least 1 μ s, and then back to high). When this signal is low, the SC1894 will be in a reset mode. When the signal goes high, the SC1894 will begin to boot-up and will complete this process in approximately 1 to 3 seconds (depending on the firmware version). After the boot-up process, SC1894 will start adapting towards optimal linearization.

Implementing a host GPIO connection to pin 49, RESETN allows the Host Processor to remotely reset the SC1894 if a re-initialization is required.

3. SPI Host Message Communication

The SC1894 requires a remote interface connection to configure critical parameters, like frequency range and min/max frequency scan bounds. In addition, this permits obtaining the operational status and error/warning information; critical for board startup and debugging. The SC1894 should either be connected to an external host or SPI connector to be able to use the GUI. This provides the following benefits:

1. Ability to download updated versions of SC1894 firmware with incremental feature sets.
2. Ability to obtain continuous operational status.
3. Ability to obtain error/warning alarms.
4. Ability to configure the SC1894 to the appropriate frequency range with the corresponding Min and Max Frequency scanning range limits.

In order to exchange information with the SC1894 internal memory over the SPI bus, the Host must follow the communication protocol described in the following sections.

3.1. Host Procedure for 4-Byte Message Communication


This section summarizes the Host procedure for 4-byte message communication. Refer to Figure 8 for the host flow diagram. Three types of registers are used in this message communication protocol.

1. **MRB**: 4-byte Message Reply Buffer
2. **RSR**: 1-byte Read Status Register
3. **CHK**: 1-byte Checksum Register

Five transmissions are required to read/write these registers.


3.1.1. MRB Read Transaction

This transaction consists of two parts. In the first part of the transaction, the Host sends an Opcode which indicates an MRB register read transaction. In the second part of the transaction, the SC1894 sends the 4 bytes of the MRB register. The total transaction length is 56 SCLK cycles. This transaction is described in Figure 8.




3.1.2. MRB Write Transaction

This transaction consists of two parts. In the first part, the Host sends the Opcode indicating a write transaction to MRB registers. In the second part of transaction, the Host sends 4 message bytes to be written to MRB registers. The total transaction length is 56 SCLK cycles. This transaction is described in Figure 8.




3.1.3. RSR Read Command

This transaction consists of two parts. In the first part of transaction, the Host sends the Opcode to read the RSR register. In the second part of the transaction, the SC1894 sends 1-byte which is the contents of the RSR register. The total transaction length is 32 SCLK cycles. Note that RSR is a read only register. This transaction is described in Figure 8.




3.1.4. CHK Read Command

This transaction consists of two parts. In the first part of the transaction, the Host sends the Opcode to read the CHK register. In the second part of the transaction, the SC1894 sends the 1-byte content of the CHK register. The total transaction length is 32 SCLK cycles. This transaction is described in Figure 8.



3.1.5. CHK Write Command

In this transaction, the Host sends the Opcode to write the CHK register along with the checksum value. The total transaction length is 32 SCLK cycles. This transaction is described in Figure 8.



3.1.6. Read/Write Message Protocol

The following steps summarize the read/write message protocol:

1. Wait at least one second following reset before proceeding with step 2.
2. Host reads the RSR to determine current value.
3. Compose the four-byte message to write to the MRB, then compute the modulo-256 sum over these four bytes. Then compute the one's complement of the resulting value (i.e., invert each bit). The resulting value is the checksum for the message.
4. Write the checksum found in step 3 to the CHK register.
5. Write the four-byte message to the MRB. Start a timer with expiration value of one second upon completion of the write.
6. Host reads the RSR by using the RSR read command, C8 00 28. Read byte can assume the following four values:

RSR Value	SC1894 Status
0x0F or 0xF0	RSR values 0x0F and 0xF0 alternate indicating that the SC1894 response to prior command is ready. These values are also referred to as ACK0/1, respectively
0xFF	RSR of 0xFF indicates the most recently issued command was not received correctly. This value is also referred to as a NAK.
0x00	Indicates that the SC1894 has not yet completed processing of any commands since being reset

Host should keep polling the RSR every 5ms until either the timer expires or the RSR changes value. Any value other than the four in this table, is treated the same as a NAK.

1. If the expected ACK is returned before the timer expires, host reads the MRB registers by issuing an MRB read command, then read the CHK register by issuing a CHK read command. If timer expires before the RSR changes, or new RSR value is anything other than expected ACK, return to step 4.
2. Host computes the ones complement modulo-256 checksum over the five bytes consisting of the four bytes read from the MBR register plus the one byte from the RSR. Compare against the value read from the CHK register. If the values match, then transaction is complete. Otherwise, return to step 4.

IMPORTANT: After Reset, the first read byte of MRB will remain 0x00 until the first command response is available.

The SSN should be disabled after each transaction as described above.

Before sending a command, it is required to read the RSR.

1. If 0x0F is read, then 0xF0 will indicate that the response to the command is ready.
2. Similarly, if 0xF0 was read before sending the command, then 0x0F will indicate that the response of the command is ready.
3. If the chip was reset, then "0x00" will be read and either 0xF0 or 0x0F will indicate that the response to the command is ready.

Figure 8 provides a flow diagram that illustrates the sequence of actions from the start of a transaction to the completion.

See section 3.6 for examples of SPI Message Communication Commands.





Figure 8: Host Flow Diagram

3.2. SPI Message Read/Write Command Format

SPI messages to read/write 1 or 2-byte are described in the following sections. These commands only allow accessing the first 4K bytes of the scratch memory. For some of the parameters, it is required to access address beyond the 4K limit. Then it is required to send a special command to extend the readable range.

3.2.1. Host Message to Read 1-byte from the Scratch Memory


Host Message to read 1-byte from the scratch is



Where XXX is the hexadecimal address in the scratch and ZZ₁ the 1-byte value read.

3.2.2. Host Message to Read 2-bytes From the Scratch Memory


Host Message to read 2-bytes from the scratch is



Where XXX is the hexadecimal address in the scratch and ZZ₁ ZZ₂ the 2-byte value read.

3.2.3. Host Message to Write 1-byte to the Scratch Memory


Host Message to write 1-byte to the scratch is



Where XXX is the hexadecimal address in the scratch and ZZ₁ the 1-byte value written.

3.2.4. Host Message to Write 2-bytes to the Scratch Memory

Host Message to write 2-bytes to the scratch is



Where XXX is the hexadecimal address in the scratch and ZZ₁ ZZ₂ the 2-byte value written.

3.2.5. Supported SPI Message Communication Commands

These SPI messages use the host message protocol described in section 3.1.6. Please refer to Figure 8 for Host Flow Diagram. See section 10.2 for example code for reading SPI message parameters.

Table 1: Scratch Parameters Available Through SPI Messages

Scratch Address (Hex)	Size/Access	Variable Name	Description
002	8-bit R	HW Version	Get Hardware version. SC1894 = 66 = 0x42
003	8-bit R	FW Version	Get Firmware version. Represents W.X.YY.ZZ where each hexadecimal digit for W and X is separately displayed as a decimal where a value 0x41 would be displayed as 4.1.YY.ZZ
004	8-bit R	Get FW Build MSB	Get Firmware build MSB. Represents W.X.YY.ZZ where YY is the value converted to ASCII decimal where a value WX = 0x41 and YY = 03 is displayed as 4.1.03.ZZ
005	8-bit R	Status	The Host should Get Status at least every 2s and not faster than every 100ms. Bit#7 Error occurred if bit contains "1" Bit#6 Warning occurred if bit contains "1" Bit#5-0 contains value describing overall status: 000000 = INIT 000001 = FSA (Full Speed Adaptation) 000011 = TRACK (Tracking) 000110 = CAL (Calibrating) 001001 = PDET (Calibrating) Other values not valid modes If bit#7 is set, host should "Read Error" within 6s. SC1894 will reset 6s after an error occurs. Error information will be lost after reset. If bit#6 is set, host should "Read Warning" and "Clear Warning".
006	8-bit R	Error	Host to read error code from SC1894. XX is the decimal error number. 00 means no error. Any other values mean that the chip has an internal failure and should not typically happen. Please refer to the release note for Error code.
007	8-bit R	Warning	Host to read warning code from SC1894. YY is the decimal warning number. Please refer to the release note for Warning code.
008	8-bit RW	Output Mode	Output Mode XX = 00 = RFOUT Disabled (Adaptation is frozen and SC1894 is not linearizing the PA) XX = 01 = "FW Control". This means RFOUT is enabled, by default, but can be disabled by the firmware. For example, in CAL, RFOUT Status is OFF, even if the mode is set to "FW Control". Required: After changing Output Mode, send the "Activate Outputs" messages to be effective. See Table 2
00A	8-bit R	FW Build LSB	Firmware Build LSB. Represents W.X.YY.ZZ where ZZ is the value converted to ASCII decimal where a value WX = 0x41, YY = 03 and ZZ = 08 is displayed as 4.1.03.08
010	8-bit R	Frequency Range	XX hexadecimal value of Frequency Range. XX = 01: 225MHz - 260MHz XX = 02: 260MHz - 520MHz XX = 03: 225MHz - 960MHz XX = 04: 520MHz - 1040MHz XX = 05: 1040MHz - 2080MHz XX = 06: 698MHz - 2700MHz XX = 07: 1800MHz - 2700MHz XX = 08: 2700MHz - 3500MHz XX = 09: 3300MHz - 3800MHz

Scratch Address (Hex)	Size/Access	Variable Name	Description
011	16-bit R	MinFrequencyScan	XX YY hexadecimal value of 2xMinFrequency Scan (MHz). For example, XX YY = 0E 10 corresponds to MinFrequency= 1800MHz. The MinFrequencyScan is the lowest frequency that the SC1894 examines when searching for the signal center frequency.
013	16-bit R	MaxFrequencyScan	XX YY hexadecimal value of 2 x MaxFrequency Scan (MHz). For example, XX YY = 15 E0 corresponds to MaxFrequencyScan = 2800MHz. The MaxFrequencyScan is the highest frequency that the SC1894 examines when searching for the signal center frequency.
017	8-bit R	Adaptation Mode	XX hexadecimal value of Adaptation Mode XX = 00 = Duty Cycled Feedback OFF (Default State) XX = 01 = Duty Cycled Feedback ON (Not recommended for TDD applications)
018	16-bit R	Signal Bandwidth	XX YY hexadecimal value of 2xSignalBandwidth(MHz). For example, XX YY = 00 1E corresponds to signal Bandwidth = 15MHz.
01A	16-bit R	Center Frequency	XX YY hexadecimal value of 2xFrequency(MHz). For example, XX YY = 0F A3 corresponds to signal center Frequency = 2001.5MHz.
023	8-bit RW	Adaptation State	XX hexadecimal value of Adaptation State XX = 00 = Frozen (Freeze Adaptation) XX = 01 = Running (Default state: Adaptation Running)
032	8-bit R	Get Output Status	Get Output Status. = 00 = RFOUT OFF (RFOUT disable: Adaptation is frozen and SC1894 is not linearizing the PA) = 01 = RFOUT ON
033	8-bit R	Normalization_Factor	8-bit unsigned value of Normalization Factor. 0x2A = 42. See section 3.5 for details.
034	16-bit R	Unnormalized_Coeff	16-bit unsigned value of the un-normalized coefficient value. See section 3.5 for details.
23C	8-bit R	RFIN AGC	8-bit unsigned value of RFIN AGC (PDET) value between 0 and 15
9C4	8-bit R	RFFB AGC	8-bit unsigned value of RFFB AGC value between 0 and 29

IMPORTANT: If the Message is less than 4-bytes long, it is required that 4-bytes be sent before disabling the SSN (although the content of the additional bytes may not have any particular value). So, for 2-byte messages, it is required to add two dummy bytes. Similarly, if the Reply is fewer than 4-bytes long, it is required that all 4-bytes are received before disabling the SSN. So, for a 2-byte response, 2 extra bytes will be received and discarded.

After changing Output Mode, it required to send the "Activate Outputs" messages to be effective. See Table 2.

3.3. Special Commands

Table 2: Special SPI Commands

Message (Hex)	Reply (Hex)	Command Name	Description
10 03 00 00	90 03 00 00	Clear Warning	Clears the Warning Code
10 04 00 00	90 04 00 00	Activate Output	Activate Output Mode. This command must be issued following a Set Output Mode command, described in above message
10 05 00 00	90 05 00 00	Request Rescan	Requests rescan for signal frequency. Not disruptive to PA linearization.
10 CD 00 00	90 CD 00 00	Extend Scratch Readable Access Enable	Enables extended readable range of the scratch by adding address offset of 0x800. The instructions in sections 3.2.1 to 3.2.4 will then access address XYZ + 0x800.
10 CE 00 00	90 CE 00 00	Extend Scratch Readable Access Disable	Disables extended readable range of the scratch by removing address offset of 0x800.
10 FA 00 00	90 FA 00 00	Wake-up	When the Duty Cycled Feedback is ON, the SC1894 will be mostly powered down during the OFF time (1s). This command will force SC1894 to power back up by going back to ON state. The wake process takes about 1ms to complete.
10 FB 00 00	90 fb 00 00	OTP to EEPROM Transfer	Copies 128 bytes of OTP to ATE Calibration Offset Zone of EEPROM. See section 4.1.9 for details.

3.4. Special SPI Commands for Smooth Mode Calibration

The SC1894 can operate in one of two modes: Smooth Mode and Optimized Mode. In Optimized Mode, the firmware will execute the full AGC routines to find the optimal settings for the various attenuators and amplifiers in the SC1894 hardware whenever the conditions change. For example, if the PA output power is stepped down several dB, the AGC routines will be rerun. This causes significant spectral distortion during the time it occurs, but the final correction performance will usually be the best achievable by the hardware. Optimized mode is therefore not suitable for dynamic operation. It is mainly intended for tuning PAs and debugging performance issues. To switch to Smooth Mode, a calibration procedure is run. The procedure essentially involves applying a waveform, then issuing some SPI commands to the firmware. The full AGC routines are run and the values stored in EEPROM by the firmware. Once these calibration parameters have been written, the device is operating in Smooth Mode. In Smooth Mode, if some condition (such as PA output power or temperature) changes, the firmware estimates what the optimal values are for the various AGC indices for the new condition, rather than rerunning the full AGC routines. The final settings may not be optimal, but they will be close enough that performance is only slightly degraded relative to what would be achieved in Optimized mode. The main benefit is that there is little spectral disruption in dynamic conditions. If the calibration values in EEPROM are zeroed out, and the device reset, then it reverts back to Optimized Mode. The SPI commands used for Smooth Mode calibration are described in Table 3. Use of these commands is described in Section 8, with example code provided in sections 10.3 and 10.4.

Table 3: SPI Messages Communication Commands for Smooth Mode Calibration

Message (Hex)	Reply (Hex)	Command Name	Description
10 F3 00 00	90 F3 00 00	Clear MaxPWRCalParameters A	Firmware to clear maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency A. Then read MaxPWRClearOnGoing for command status. See Table 4
10 F4 00 00	90 F4 00 00	Clear MaxPWRCalParameters B	Firmware to clear maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency B. Then read MaxPWRClearOnGoing for command status. See Table 4
10 F5 00 00	90 F5 00 00	Write MaxPWRCalParameters A	Firmware to write maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency A. Then read MaxPwrCalAOngoing for command status. See Table 4
10 F6 00 00	90 F6 00 00	Write MaxPWRCalParameters B	Firmware to write maximum power amplifier output power calibration parameter and adaptation coefficients in EEPROM for frequency B. Then read MaxPwrCalBOngoing for command status. See Table 4

Table 4: Scratch Parameters for Smooth Calibration Command Status

Scratch Address (Hex)	Size/ Access	Variable Name	Description
DC3	UINT8 R	MaxPWRClearOnGoing	Flag used to indicate the execution status of the command “Clear MaxPWRCalParameters” Keep executing reads of this flag until a value of 0x00 is returned by the SC1894.
DC4	UINT8 R	MaxPwrCalAOngoing	Flag used to indicate the execution status of the command “Write MaxPWRCalParameters A” Keep executing reads of this flag until a value of 0x00 is returned by the SC1894.
DC6	UINT8 R	MaxPwrCalBOngoing	Flag used to indicate the execution status of the command “Write MaxPWRCalParameters B” Keep executing reads of this flag until a value of 0x00 is returned by the SC1894.

3.5. Average of the Magnitudes of the Coefficients

In “FSA” and “TRACK” states, the average of the magnitudes of the coefficients is computed as follows:

Average_Coeff = Unnormalized_Coeff/Normalization_Factor;

Refer to Section 3.2 for instructions on how to get these parameters.

Example:

Unnormalized_Coeff = 0x04 59 = 1113

Normalization_Factor = 42

Then Average_Coeff = 1113/42 = 26.5

3.6. Examples of SPI Message Communication Commands

3.6.1. To Read the FW Build LSB From Scratch

The following shows the different SPI transactions to read the FW Build LSB from scratch:

FWBuildLSB = rfpal_msgCmdRead(h, hex2dec('00A'), 0)

-> D5 81 20 **B5** %CHK Write Command CHK = B5

-> C8 00 28 00 %Read RSR

<- FF FF FF **0F** % Value is 0F

-> F0 00 20 40 0A 00 00 % Send command With MRB Write Transaction

% CHK Computation. $\text{Mod}256(0x40+0xA) = 0x4A$. $\text{CHK} = 0xFF-0x4A = \mathbf{0xB5}$

-> C8 00 28 00 %Read RSR

<- FF FF FF **F0** % Value is F0 indicates that the response to the command is ready to be read

-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response

<- FF FF FF C0 0A **08** 00 %Response to Read FW Build LSB is 08

-> D5 81 28 00 %Read CHK to make sure it matches the computed CHK

<- FF FF FF **3D** %Read CHK = 3D

% CHK computation. $\text{Mod}256(0xF0+0xC0+0x0A+0x08+0) = 0xC2$. $\text{CHK} = 0xFF - 0xC2 = \mathbf{0x3D}$

FWBuildLSB = 8

3.6.2. To Enable/Disable RFOUT

To disable RFOUT, the following shows the different SPI commands:

```
err = SPImsgRfOutEnable(h, 0)
-> D5 81 20 F7 % Write CHK = 0xF7
-> C8 00 28 00 %Read RSR
<- FF FF FF F0 %Value is F0
-> F0 00 20 00 08 00 00 % Send MRB Write Transaction to write '0' to Output Mode scratch variable
% CHK Computation. Mod256(0x0+0x8) = 0x8. CHK = 0xFF-0x8 = 0xF7
-> C8 00 28 00 %Read RSR
<- FF FF FF 0F %Value is 0F indicates that the response to the command is ready to be read
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 80 08 00 00 %SC1894 response
-> D5 81 28 00 %CHK Read Command to verify response CHK
<- FF FF FF 68 % CHK = 0x68 is read
% CHK computation. Mod256(0x0F+ 0x80+0x08+0x00+0x00+0) = 0x97. CHK = 0xFF-0x97 = 0x68
-> D5 81 20 EB %Write Command CHK = 0xEB
-> C8 00 28 00 %Read RSR
<- FF FF FF 0F % Value is 0F
-> F0 00 20 10 04 00 00 %Activate Output command is sent with MRB Write Transaction
% CHK Computation. Mod256(0x10+0x04+0x00+0x00) = 0x14. CHK = 0xFF-0x14 = 0xEB
-> C8 00 28 00 %Read RSR
<- FF FF FF F0 %Value is F0 indicates that the response to the command is ready to be read
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 90 04 00 00 %SC1894 response
-> D5 81 28 00 %CHK Read Command to verify response CHK
<- FF FF FF 7B %CHK = 0x7B is read
%CHK computation. Mod256(0xF0+ 0x90+0x04+0x00+0x00+0) = 0x84. CHK = 0xFF-0x84 = 0x7B
err = 0
```

To Set RFOUT to FW Control, the following shows the different SPI commands:

```
err = SPImsgRfOutEnable(h, 1)
-> D5 81 20 F6 %Write CHK = 0xF6
-> C8 00 28 00 %Read RSR
<- FF FF FF F0 %Value is F0
-> F0 00 20 00 08 01 00 % Send MRB Write Transaction to write '1' to Output Mode scratch variable
-> C8 00 28 00 %Read RSR
<- FF FF FF 0F %Value is 0F indicates that the response to the command is ready to be read
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 80 08 01 00 %SC1894 response to Output Mode write command
-> D5 81 28 00 %CHK Read Command to verify response CHK
<- FF FF FF 67 %CHK = 0x67 is read
% CHK computation. Mod256(0x0F+ 0x80+0x08+0x01+0x00+0) = 0x98. CHK = 0xFF-0x98 = 0x67
-> D5 81 20 EB %Write Command CHK = 0xEB
-> C8 00 28 00 %Read RSR
<- FF FF FF 0F %Value is 0F
-> F0 00 20 10 04 00 00 %Activate Output command is sent with MRB Write Transaction
-> C8 00 28 00 %Read RSR
<- FF FF FF F0 %Value is F0 indicates that the response to the command is ready to be read
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 90 04 00 00 %4-byte SC1894 response
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 7B %CHK = 0x7B is read
%CHK computation. Mod256(0xF0+0x90+0x04+0x00+0x00)=0x84. CHK = 0xFF-0x84 = 0x7B
```

err = 0

3.6.3. To Clear Warnings

```
err = rfpal_msgSa(h,03)
-> D5 81 20 EC %CHK Write Command
-> C8 00 28 00 %Read RSR
<- FF FF FF F0 %Value is F0
-> F0 00 20 10 03 00 00 %Clear warning command is sent with MRB Write Transaction
-> C8 00 28 00 %Read RSR
<- FF FF FF 0F %Value is 0F indicates that the response to the command is ready to be read
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 90 03 00 00 %4-byte SC1894 response
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 5D %CHK = 0x5D is read
%CHK computation. Mod256(0x0F+ 0x90+0x03+0x00+0x00)=0xA2. CHK = 0xFF-0xA2 = 0x5D
err = 0
To Clear MaxPWRCalParameters A
SC1894clearMaxPWRCalParameters(h, 0)
-> D5 81 20 FC %CHK Write Command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR before sending Command. Waiting for F0 for response to be ready
-> F0 00 20 10 F3 00 00 %Clear Max PWR Cal Parameters command
% Mod256(0x10+0xF3+0+0)=0x03. CHK = FF-0x03 = FC
-> C8 00 28 00 %Send RSR Read Command until F0 is read
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %0F is read from RSR. Response not ready.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF F0 % Value is F0, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read
<- FF FF FF 90 F3 00 00 %SC1894 Command response 90 F3 00 00
-> D5 81 28 00 %CHK Read Command
<- FF FF FF 8C %CHK = 0x8C
```

% CHK computation. $\text{Mod}256(0xF0+0x90+0xF3+0+0)=0x73$. $\text{CHK} = 0xFF-0x73 = 0x8C$
-> D5 81 20 EF %Write CHK=0xEF for Command
-> C8 00 28 00 %Send RSR Read
<- FF FF FF F0 %Value is 0xF0
-> F0 00 20 4D C3 00 00 %Read MaxPWRClearOnGoing value with MRB Write Transaction
% $\text{Mod}256(0x4D+0xC3+0+0)=0x10$. $\text{CHK} = FF-0x10 = \mathbf{EF}$ is correct.
-> C8 00 28 00 %Send RSR Read
<- FF FF FF 0F %Value is 0F, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF CD C3 00 00 %SC1894 4-byte response to Command to Read MaxPWRClearOnGoing
% 0 means that "Clear MaxPWRCalParameters" Command is completed.
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 60 %CHK = 0x60 is read
% CHK computation. $\text{Mod}256(0x0F+ 0xCD+0xC3+0x00+0x00)=0x9F$. $\text{CHK} = 0xFF-0x9F = \mathbf{0x60}$

3.6.4. Write MaxPWRCalParameters A

The following shows the different SPI transactions for the Write MaxPWRCalParameters A:
rfpal_msgSa(h,hex2dec('F5'))

-> D5 81 20 FA %Write CHK = FA
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value is F0
-> F0 00 20 10 F5 00 00 %Send "Write MaxPWRCalParameters A" command with MRB Write Transaction
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the SC1894 response
<- FF FF FF 90 F5 00 00 %SC1894 4-byte response to Command
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 6B %CHK = 0x6B is read
% CHK computation. $\text{Mod}256(0x0F+ 0x90+0xF5+0x00+0x00)=0x94$. $\text{CHK} = 0xFF-0x94 = \mathbf{0x6B}$
ans = 0

Then it is required to read the MaxPwrCalAOnGoing flag to make sure the "Write MaxPWRCalParameters A" command has been completed.

calAOnGoingFlg = rfpal_msgCmdRead(h,hex2dec('DC4'),0);

-> D5 81 20 EE %Write CHK = EE
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value is F0
-> F0 00 20 4D C4 00 00 %Read MaxPwrCalAOnGoing value with MRB Write Transaction
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the SC1894 response
<- FF FF FF CD C4 01 00 %SC1894 4-byte response:
%1 means "Write MaxPWRCalParameters A" not complete yet.
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 5E %CHK = 0x5E is read
%CHK computation. $\text{Mod}256(0x0F+ 0xCD+0xC4+0x01+0x00)=0xA1$. $\text{CHK} = 0xFF-0xA1 = \mathbf{0x5E}$
-> D5 81 20 EE %Write CHK = EE
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F
-> F0 00 20 4D C4 00 00 %Read MaxPwrCalAOnGoing value with MRB Write Transaction

```

-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value is F0, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the SC1894 response
<- FF FF FF CD C4 00 00 %SC1894 4-byte response:
% 0 means "Write MaxPWRCalParameters A" is complete.
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 7E %CHK = 0x7E is read
% CHK computation.  $\text{Mod}256(0xF0 + 0xCD + 0xC4 + 0x00 + 0x00) = 0x81$ .  $\text{CHK} = 0xFF - 0x81 = \mathbf{0x7E}$ 
>> calAOngoingFlg = 0

```

IMPORTANT: It might be required to Read MaxPwrCalAOngoing several times as the Write MaxPWRCalParameters A could take 1-2s

3.6.5. To Clear MaxPWRCalParameters B

```

SC1894clearMaxPWRCalParameters(h, 1)
-> D5 81 20 FB %CHK Write Command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F
-> F0 00 20 10 F4 00 00 %Send Clear Cal Param B with MRB Write Transaction
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F. Response is not ready yet
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value is F0. Response is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the SC1894 response
<- FF FF FF 90 F4 00 00 %SC1894 4-byte response
-> D5 81 28 00 %CHK Read Command
<- FF FF FF 8B %CHK = 0x8B
% CHK computation.  $\text{Mod}256(0xF0 + 0x90 + 0xF4 + 0 + 0) = 0x74$ .  $\text{CHK} = 0xFF - 0x74 = \mathbf{0x8B}$ 
-> D5 81 20 EF %Write CHK = 0xEF for Command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value is F0
-> F0 00 20 4D C3 00 00 %Read MaxPWRClearOnGoing value with MRB Write Transaction
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value is 0F, which means that the response to Command is ready
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF CD C3 00 00 %SC1894 4-byte response to Command to Read MaxPWRClearOnGoing
%0 means that "Clear MaxPWRCalParameters" Command is completed.
-> D5 81 28 00 %CHK Read Command to verify response CHK with SC1894 4-byte response+RSR value
<- FF FF FF 60 %CHK = 0x60 is read
% CHK computation.  $\text{Mod}256(0x0F + 0xCD + 0xC3 + 0x00 + 0x00) = 0x9F$ .  $\text{CHK} = 0xFF - 0x9F = \mathbf{0x60}$ 

```

3.6.6. To Read Cost Function Value

```
Cost_function_bytes = double(rfpal_msgCmdRead(h, hex2dec('20D'), 1))
-> D5 81 20 90 %CHK Write Command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value of 0F
-> F0 00 20 62 0D 00 00 %MRB Write to read 2-byte from @ 0x20D = 525
%CHK computation.  $0x62 + 0xD + 0 + 0 = 0x6F = 111$ .  $CHK = \text{dec2hex}(255 - 111) = 0x90$ 
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value of F0. SC1894 response to command is ready
-> F0 00 28 00 00 00 00 00 %MRB Read
<- FF FF FF E2 0D EA 68 %SC1894 Command response
-> D5 81 28 00 %CHK Read Command
<- FF FF FF CE %CHK from SC1894 Command response
%CHK computation.  $0xF0 + 0xE2 + 0x0D + 0xEA + 0x68 = 0x331$ .  $\text{Mod}256 = 0x31 = 49$ .
%CHK =  $\text{dec2hex}(255-49) = 0xCE$ 
Cost_function_bytes = 60008 = 0xEA68
```

Since $0xEA68 > 7FFF$ Then Cost = $60008 - 65536 = -5528$

3.6.7. To Transfer ATE Calibration parameters from OTP to EEPROM

First, unlock the EEPROM:

```
rfpal_eepromWriteStatus (h,0);
```

Then issue

```
rfpal_msgSa(h,hex2dec('FB'));
```

```
-> D5 81 20 F4 %Write CHK = FA
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR before sending Command. Waiting for F0 for response to be ready
-> F0 00 20 10 FB 00 00 % OTP to EEPROM Transfer Command with MRB Write command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR. Response not ready. Waiting for F0 for response to be ready
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %F0 is read from RSR. Response is ready.
-> F0 00 28 00 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF 90 FB 00 00 %SC1894 4-byte response to OTP to EEPROM transfer command
-> D5 81 28 00 %CHK Read Command
<- FF FF FF 84 %CHK = 0x84 is read
%CHK computation.  $\text{Mod}256(0xF0 + 0x90 + 0xFB + 0x00 + 0x00) = 0x7B$ .  $CHK = 0xFF - 0x7B = 0x84$ 
```

3.6.8. To Read Temperature IC

```
ic_temp_bit = uint16(rfpal_msgCmdRead(h, hex2dec('23D'), 1));
IC_temp = Read16B_signed_Scratch(ic_temp_bit);
-> D5 81 20 60 %Write CHK = 60
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %0F is read from RSR before sending Command. Waiting for F0 for response to be ready
-> F0 00 20 62 3D 00 00 %Read IC Temp parameter with MRB Write command
%CHK computation.  $0x62 + 0x3D + 0 = 0x9F$ .  $CHK = 0xFF - 0x9F = 0x60$ 
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %F0 is read from RSR. Response is ready.
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
<- FF FF FF E2 3D 00 28 %SC1894 response is 0x28 = 40C. See section 10.12 for negative temperature conversion.
-> D5 81 28 00 %CHK Read Command
<- FF FF FF C8 %CHK = 0xC8 is read
%CHK computation.  $\text{Mod}256(0xF0 + 0xE2 + 0x3D + 0x00 + 0x28) = 0x37$ .  $CHK = 0xFF - 0x37 = 0xC8$ 
```

3.6.9. To Read RFIN and RFFB PMU Values

```
RFIN_PMU_bytes = double(rfpal_msgCmdRead(h, hex2dec('247'), 1)) %Address 0x247 = 583
```

```
-> D5 81 20 56 %Write CHK = 56
```

```
-> C8 00 28 00 %RSR Read Command
```

```
<- FF FF FF 00 %0 is read from RSR before sending Command as the chip was just Reset.
```

```
-> F0 00 20 62 47 00 00 %Read RFIN PMU parameter with MRB Write command
```

```
%CHK computation.  $0x62+0x47+0+0=0xA9$ .  $CHK=0xFF-0xA9=0x56$ 
```

```
-> C8 00 28 00 %RSR Read Command
```

```
<- FF FF FF 0F %0F is read from RSR. Response is ready.
```

```
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
```

```
<- FF FF FF E2 47 09 99 %SC1894 4-byte response 0x0999 = 2457
```

```
-> D5 81 28 00 %CHK Read Command
```

```
<- FF FF FF 25 %CHK = 0x25 is read
```

```
%CHK computation.  $\text{Mod}256(0x0F+0xE2+0x47+0x09+0x99)=0xDA$ .  $CHK = 0xFF-0xDA = \mathbf{0x25}$ 
```

```
RFIN_PMU_bytes = 2457 =  $256*0x09+0x99=256*9+153$ 
```

```
% See section 6.2 for conversion and sections 10.6 and 10.12 for Matlab example code
```

```
RFIN.RMS =  $3.01*\text{Read16B\_signed\_Scratch}(\text{RFIN\_PMU\_bytes})/1024 = 7.2222 \text{ dBm}$ 
```

```
RFFB_PMU_bytes = double(rfpal_msgCmdRead(h, hex2dec('245'), 1)) %Address 0x245 = 581
```

```
-> D5 81 20 58 %Write CHK = 58
```

```
-> C8 00 28 00 %RSR Read Command
```

```
<- FF FF FF 0F %0F is read from RSR before sending Command. Waiting for F0 for response to be ready
```

```
-> F0 00 20 62 45 00 00 %Read RFFB PMU parameter with MRB Write command
```

```
%CHK computation.  $0x62+0x45+0+0=0xA7$ .  $CHK=0xFF-0xA7=0x58$ 
```

```
-> C8 00 28 00 %RSR Read Command
```

```
<- FF FF FF F0 %F0 is read from RSR. Response is ready.
```

```
-> F0 00 28 00 00 00 00 %MRB Read Transaction to read the response
```

```
<- FF FF FF E2 45 F2 C5 %SC1894 4-byte response 0xF2C5 = 62149
```

```
-> D5 81 28 00 %CHK Read Command
```

```
<- FF FF FF 31 %CHK = 0x31 is read
```

```
%CHK computation.  $\text{Mod}256(0xF0+0xE2+0x45+0xF2+0xC5)=0xCE$ .  $CHK = 0xFF-0xCE = \mathbf{0x31}$ 
```

```
RFFB_PMU_bytes = 62149
```

```
% RFFB RMS Power (dBm/40ms) over a 40ms measurement window. Updated every 300ms
```

```
% See section 6.2 for conversion and sections 10.6 and 10.12 for Matlab example code
```

```
RFFB.RMS =  $3.01*\text{Read16B\_signed\_Scratch}(\text{RFFB\_PMU\_bytes})/1024 = -9.9559 \text{ dBm}$ 
```


4. Reprogramming the EEPROM

IMPORTANT: To reprogram the EEPROM with updated firmware and new customer configuration parameters, it is important to know the EEPROM mapping, as described in Table 5, as the firmware download must start at address 0x0000 and not go over 0xDFFF. Additionally, the EEPROM addresses for customer configuration parameters are listed in Table 6.

The same EEPROM read and write instructions described in sections 4.2 and 4.3 are used to upload new firmware or update the customer configuration parameters.

See Microchip 25A512 data sheet for additional details on the EEPROM inside the SC1894.

IMPORTANT: The number of EEPROM erase/write cycles is limited to one million.

4.1. EEPROM Mapping and Customer Configuration Parameters

Table 5: EEPROM Mapping

EEPROM Addressed (Hex)	Description
0000-DFFF	Download firmware, starting at address 0x0000 Note: Firmware size may be smaller. IMPORTANT: Do not write in the range: (end of firmware):0xDFFF
E000-F77F	Unused. Reserved.
F780-F7FF	ATE Calibration Parameters. See 4.1.9 for details
F800-FBFF	Reserved.
FC00-FFFF	Customer configuration parameters. See Table 6 for details.

Table 6: EEPROM Addresses for Customer Configuration Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
FC00	UINT16	MinFrequencyScan	Freq Range Minimum Bound: 16-bit value of 2*MHz value of 2 x MinFrequencyScan (MHz)
FC02	UINT16	MaxFrequencyScan	Freq Range Maximum Bound: 16-bit value of 2 x MaxFrequencyScan (MHz)
FC04	UINT8	Frequency Range	Frequency Range Option: 09: 3300MHz-3800MHz 08: 2700MHz-3500MHz 07: 1800MHz-2700MHz 06: 698MHz-2700MHz 05: 1040MHz-2080MHz 04: 520MHz-1040MHz 03: 225MHz-960MHz 02: 260MHz-520MHz 01: 225MHz-260MHz
FC05 FC0F		Reserved	Reserved (DO NOT CHANGE VALUES)
FC10	UINT8	SemMeasBW_MHz	See Table 10 and Table 25 for details.
FC11	INT8	LowerSemFreqA_MHz	See Table 10 and Table 25 for details.
FC12 FC14		Reserved	Reserved (DO NOT CHANGE VALUES)
FC15	UINT8	Duty Cycle Feedback Mode	Adapt Mode 00 = Duty Cycle Feedback OFF (Default State) 01 = Duty Cycle Feedback ON (Not recommended for TDD applications)
FC16		Reserved	Reserved (DO NOT CHANGE VALUE)
FC17	INT16	RFFB Reference Offset	RFFB PMU Reference offset in dBN. dBm = 3.01*dBN/1024. See Table 21 for details.
FC19	INT16	RFIN Reference Offset	RFIN PMU Reference offset in dBN. dBm = 3.01*dBN/1024. See Table 21 for details.
FC1B	INT16	MaxPWRCalParameter1A (RFFB Max PWR A)	16-bit signed value of maximum Power Amplifier output power calibration parameter 1 at frequency A. Maximum RFFB RMS power level for the smooth mode calibration at frequency A. Used by the GUI to determine the operation Mode: 00 = Optimized Correction Mode. Other values = Smooth Adaptation Mode.
FC1D	UINT8	MaxPWRCalParameter2A (RFIN AGC Index A = PDET)	8-bit value of maximum Power Amplifier output power calibration parameter 2 at frequency A. Coarse PDET Attenuation Index between 0 and 15. See section 4.1.10 for PDET temperature compensation.
FC1E	INT16	MaxPWRCalParameter3A (IC Temp A)	16-bit value of maximum Power Amplifier output power calibration parameter 3 (IC Temp) at frequency A
FC20	UINT8	MaxPWRCalParameter4A (Corr VGA Index A)	8-bit value of maximum Power Amplifier output power calibration parameter 4 at frequency A CORR VGA Index. Valid values are {0, 1, 2, 3}.
FC21	UINT8	MaxPWRCalParameter5A (PDET DC offset DAC Index A)	8-bit value of maximum Power Amplifier output power calibration parameter 5 at frequency A. PDET DC offset DAC. Integer between 0 and 15.
FC22		Reserved	Reserved (DO NOT CHANGE VALUES)
FC23	UINT8	TDD Duty Cycle Factor %	Duty cycle of TDD waveform for PMU measurements. See Table 21 for details.

EEPROM @ (Hex)	Size	Variable Name	Description
FC24	UINT8	PDET Temperature Compensation Flag	8-bit value of PDET Temperature Compensation Flag 0 = Enabled (Default). PDET is adjusted based on internal gain fluctuation over temperature 1 = Disabled. See section 4.1.10 for PDET temperature compensation details.
FC25 FC2E		Reserved	Reserved (DO NOT CHANGE VALUES)
FC2F	UINT8	Upper Freeze Threshold	Adaptation Upper Freeze Threshold. Default 2 for 6dB. See section 3.2.1 for details.
FC30	UINT8	Lower Freeze Threshold	Adaptation Lower Freeze Threshold. Default 5 for 15dB. See section 3.2.1 for details.
FC31 FC36		Reserved	Reserved (DO NOT CHANGE VALUES)
FC37	UINT8	MaxPWRCalParameter6A	8-bit value of maximum Power Amplifier output power calibration parameter 6 at frequency A Fine PDET Attenuation Index between 0 and 15.
FC38	UINT8	MaxPWRCalParameter7A	8-bit value of maximum Power Amplifier output power calibration parameter 7 at frequency A
FC39 FC50	24 UINT8	MaxPWRCalParameter8A	24 8-bit values of maximum Power Amplifier output power calibration parameter 8 at frequency A
FC51	INT16	MaxPWRCalParameter9A (RFIN Max PWR A)	16-bit signed value of maximum Power Amplifier output power calibration parameter 9 at frequency A
FC53	UINT16	MaxPWRCalParameter10A (Center Freq A)	16-bit signed value of maximum Power Amplifier output power calibration parameter 10 at frequency A; $LO\ Freq(MHz) = MaxPWRCalParameter10A * 0.5MHz$
FC55	INT16	MaxPWRCalParameter1B (RFFB Max PWR B)	16-bit signed value of maximum Power Amplifier output power calibration parameter 1 at frequency B
FC57	UINT8	MaxPWRCalParameter2B (RFIN AGC Index B)	8-bit value of maximum Power Amplifier output power calibration parameter 2 at frequency B Coarse PDET Attenuation Index between 0 and 15.
FC58	INT16	MaxPWRCalParameter3B (IC Temp B)	16-bit value of maximum Power Amplifier output power calibration parameter 3 at frequency B
FC5A	UINT8	MaxPWRCalParameter4B (Corr VGA Index B)	8-bit value of maximum Power Amplifier output power calibration parameter 4 at frequency B CORR VGA Index. Valid values are {0, 1, 2, 3}.
FC5B	UINT8	MaxPWRCalParameter5B (PDET DC offset DAC Index B)	8-bit value of maximum Power Amplifier output power calibration parameter 5 at frequency B. PDET DC offset DAC. Integer between 0 and 15.
FC5C	INT16	MaxPWRCalParameter9B (RFIN Max PWR B)	16-bit signed value of maximum Power Amplifier output power calibration parameter 9 at frequency B
FC5E	UINT16	MaxPWRCalParameter10B (Center Freq B)	16-bit signed value of maximum Power Amplifier output power calibration parameter 10 at center frequency B. 16-bit value of $2 * MHz$ value of $2xCenter\ Frequency\ B\ (MHz)$
FC60	UINT8	PDET PA Gain Compensation Flag	8-bit value of PDET PA Gain Compensation Flag 0 = Enabled (Default), 1 = Disabled. PDET is adjusted based on PA gain fluctuation over temperature. It is assumed that the PA output AGC is done before RFIN. See section 4.1.10 for PDET PA Gain compensation details.
FC61		Reserved	Reserved (DO NOT CHANGE VALUES)
FC62	UINT8	Guard Band	Configurable guard band to make sure in-band signal doesn't get used for coefficient adaptation as this will negatively impact the performance. See Table 10 for details
FC63	UINT8	MaxPWRCalParameter6B	8-bit value of maximum Power Amplifier output power calibration parameter 6 at frequency B Fine PDET Attenuation Index between 0 and 15.

EEPROM @ (Hex)	Size	Variable Name	Description
FC64	UINT8	MaxPWRCalParameter7B	8-bit value of maximum Power Amplifier output power calibration parameter 7 at frequency B
FC65 FC7C	24 UINT8	MaxPWRCalParameter8B	24 8-bit values of maximum Power Amplifier output power calibration parameter 8 at frequency B
FC7D FCAE	50 INT8	MaxPWRCalCoeffA	50 8-bit values of maximum Power Amplifier output power calibration Coefficients at frequency A
FCAF FCE0	50 INT8	MaxPWRCalCoeffB	50 8-bit values of maximum Power Amplifier output power calibration Coefficients at frequency B
FCE1 FCEC		Reserved	Reserved (DO NOT CHANGE VALUES)
FCED	UINT8	PLL Ref Divider	See Table 8 for details
FCEE	UINT8	PLL Output Divider	See Table 8 for details
FCEF	UINT8	PLL Feedback Divider	See Table 8 for details
FCF0	INT8	LowerSemFreqB_MHz	See Table 10 and Table 25 for details.
FCF1	INT8	UpperSemFreqA_MHz	See Table 10 and Table 25 for details.
FCF2	INT8	UpperSemFreqB_MHz	See Table 10 and Table 25 for details.
FCF3	INT16	SemB_HighThrsld	See Table 10 and Table 25 for details.
FCF5	UINT16	Power Change Detection Integration Time	Power change detection integration time in 50 microsecond units. Default = 1000 (50ms). See section 4.1.6 for details.
FCF7 FD3A		Reserved	Reserved (DO NOT CHANGE VALUES)
FD3B	UINT8	CCDF Mode	See Table 22 for details.
FD3C FD5D		Reserved	Reserved (DO NOT CHANGE VALUES)
FD5E	UINT8	Linearizer Operation Mode	Linearizer Operation Mode. Unsigned 8-bit value. See Table 10 for details. = 0: Normal Cost Function. = 1: Use SEM Range A and range B defined above = 2: Use SEM ranges A and B with weighting factors
FD5F FD93		Reserved	Reserved (DO NOT CHANGE VALUES)
FD94	UINT8	Lower NOOB Weight Factor	NOOB/FOOB ratio for lower side of carrier. See Table 10 for details.
FD95	UINT8	Upper NOOB Weight Factor	NOOB/FOOB ratio for upper side of carrier. See Table 10 for details.
FD96 FD9E		Reserved	Reserved (DO NOT CHANGE VALUES)
FD9F	UINT16	Power Change Detection Delta	Power change detection delta in 0.25 dB units. Default = 3 (0.75 dB). See section 4.1.6 for details.
FDA1	UINT8	Duty Cycle FSA Enable Flag	0: Duty Cycle is enabled at the end of CAL. > 0: duty cycle is enabled 10 seconds after entering TRACK.
FDA2 FFA3		Reserved	Reserved (DO NOT CHANGE VALUES)
FDA4	UINT16	Power Step Down Iteration Count	Aggressiveness of reaction on power steps down. 0 = default behavior is 400 iterations of FSA2. >0: Number of adaptation iterations. See section 4.1.5 for details.
FDA6 FDA8		Reserved	Reserved (DO NOT CHANGE VALUES)

EEPROM @ (Hex)	Size	Variable Name	Description
FDA9	UINT16	Power Step Up Iteration Count	Aggressiveness of reaction on power steps up. 0 = default behavior is 400 iterations of FSA2. >0: Number of adaptation iterations. See section 4.1.5 for details.
FDAB		Reserved	Reserved (DO NOT CHANGE VALUES)
FDAC	UINT8	GaN PA Mode enable	Enables special behavior to optimize performance with GaN PAs 0 = LDMOS PAs (Default) >0: GaN PAs. Firmware parameters optimized for GaN PAs. See section 4.1.8 for details.
FDAD FDB2		Reserved	Reserved (DO NOT CHANGE VALUES)
FDB3	UINT8	ATE Calibration Offset Zone Written	Parameter used to determine if ATE calibration Offsets were written in EEPROM or OTP = 0xA5: Cal offset data written to EEPROM Otherwise: data is not in EEPROM and needs to be copied from OTP to EEPROM if redoing smooth calibration is not an option. See 4.1.9 for details.
FDB4 FFFE		Reserved	Reserved (DO NOT CHANGE VALUES)
FFFF	UINT8	Checksum	Checksum = Modulo256(SUM(FC00:FFFE))

IMPORTANT

- a) 16-bit values are little-endian.
b) Address 0xFFFF checksum = Modulo256(SUM(FC00:FFFE))
If the checksum does not match, the firmware will issue an error 3

4.1.1. Frequency Range Configuration

Table 7: SC1894 Frequency Ranges

Frequency Range	Guaranteed Frequency Ranges ¹ GUI Frequency Band Select Options		Frequency Ranges Available for Experimental Testing	
	Min Freq	Max Freq	Min Freq	Max Freq
01	225	260	130	260
02	260	520	260	520
03	225	960	130	1040
04	520	1040	520	1040
05	1040	2080	1040	2080
06	698	2700	520	3049
07	1800	2700	1616	3049
08	2700	3500	2666	4200
09	3300	3800	3191	4200

1. Operation outside these frequency ranges is not guaranteed.

4.1.2. External Clock Configuration

Table 8 defines the different EEPROM parameters that need to be configured to support the following clock standard system clock rates: 10MHz, 13MHz, 15.36MHz, 19.2MHz, 20MHz, 26MHz, and 30.72MHz. Table 9 defines the different configuration values for these parameters.

Table 8: External Clock Configuration EEPROM Parameters

EEPROM at (Hex)	Size	Variable Name	Description
FCED	UINT8	PLL Ref Divider	PLL Reference Divider to be configured for external clock with system clock rates = 10MHz, 13MHz, 15.36MHz, 19.2MHz, 20MHz, 26MHz, and 30.72MHz. See Table 9 for detailed configuration.
FCEE	UINT8	PLL Output Divider	PLL Output Divider to be configured for external clock with system clock rates = 10MHz, 13MHz, 15.36MHz, 19.2MHz, 20MHz, 26MHz, and 30.72MHz. See Table 9 for detailed configuration.
FCEF	UINT8	PLL Feedback Divider	PLL Feedback Divider to be configured for external clock with system clock rates = 10MHz, 13MHz, 15.36MHz, 19.2MHz, 20MHz, 26MHz, and 30.72MHz. See Table 9 for detailed configuration.

Table 9: External Clock Configuration values

Clock Rate	PLL Ref Divider	PLL Output Divider	PLL Feedback Divider
10	20	1	34
13	26	1	41
15.36	31	2	38
19.2	38	2	43
20	0	0	0
26	52	4	45
30.72	62	4	48

4.1.3. Wideband Optimization Customer Configuration Parameters

The following parameters can be used to optimize wideband performance.

Table 10: Wideband Performance EEPROM Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
FC10	UINT8	SemMeasBW_MHz	2*BandWidth over which spectral emission is measured for adaptation. Unsigned 8-bit value.
FC11	INT8	LowerSemFreqA_MHz	2*Lower Offset A in MHz from the lower edge of the signal for adaptation. Signed 8-bit value.
FC62	UINT8	Guard Band	Frequency band between the carrier edge (defined by the -24dBc signal bandwidth) and the IMD measurement region used for adaptation. 0 = 20% of the signal bandwidth is used (Default) Other value $X \sim X * 0.5\text{MHz}$ is used (1 = 0.5MHz, 2 = 1MHz, 3 = 1.5MHz, 4 = 2MHz, etc...) Signal bandwidth is defined by the -24dBc points. The actual in-band signal bandwidth might be wider and it is critical to carefully configure the guard band to avoid using in-band signal for the adaptation as this will negatively impact the performance.
FD94	UINT8	Lower NOOB Weight Factor	NOOB/FOOB ratio for lower side of carrier
FD95	UINT8	Upper NOOB Weight Factor	NOOB/FOOB ratio for upper side of carrier
FCF0	INT8	LowerSemFreqB_MHz	2*Lower Offset B in MHz from the Lower edge of the signal for adaptation. Signed 8-bit value.
FCF1	INT8	UpperSemFreqA_MHz	2*Lower Offset A in MHz from the Upper edge of the signal for adaptation. Signed 8-bit value.
FCF2	INT8	UpperSemFreqB_MHz	2*Lower Offset B in MHz from the Upper edge of the signal for adaptation. Signed 8-bit value.
FD5E	UINT8	Linearizer Operation Mode	Linearizer Operation Mode. Unsigned 8-bit value. = 0: Normal Cost Function. = 1: Use SEM Range A and range B defined above. = 2: Use SEM ranges A and B with weighting factors

By default (value of “0”), the Guard Band is set to 20% of the signal bandwidth. This default configuration is optimal for IMD5 performance optimization of contiguous carriers with signal bandwidth greater than 40MHz. For non-contiguous carriers or for close-in IMD optimization, it is recommended to try different options.

With Linearizer Operation Mode = 1, Table 10 and Figure 9 illustrate an example for configuring the SEM parameters for the case of two LTE 10 MHz waveform separated by 60MHz.

Linearizer Operation Mode = 2 uses the SEM ranges A and B as with linearizer operation mode = 1 but adds the use of weighting factors. The range of distortion defined by the A SEM parameters (e.g., UpperSemFreqA_MHz) is referred to as Near Out of Band distortion (NOOB). The range of distortion defined by the B SEM parameters (e.g., UpperSemFreqB_MHz) is referred to as Far Out Of Band distortion (FOOB). It is possible to weight the ratio of NOOB/FOOB so as to cause the SC1894 to favor correction of NOOB over FOOB. In Linearizer Operation Mode = 0 or 1, all distortion is weighted equally and the linearizer does not try harder to correct distortion in some regions than others. There may be cases where one wants the linearizer to put more effort into correcting distortion very close to the carrier to meet some mask specification, for example. Or one may want the linearizer to focus on just one side of the carrier and ignore the other side; for example, if a filter present in the system means that linearization is only required

on one side of the carrier. The NOOB weight factor parameters provide this flexibility. The default value of the NOOB weight factors is 40. Hence the NOOB is weighted 40X more heavily than the FOOB. This effectively causes the linearization algorithm to ignore the FOOB.

Note that even if Linearizer Operation Mode = 1 or 2, the linearizer acts as if the mode is 0 if adaptation is in the FSA0 or FSA1 stages. The mode setting of 1 or 2 will take effect during FSA2 and TRACK.




Figure 9: Example of SEM Setting for Wideband Mode for Two Separated LTE 10MHz Carriers

Table 11: SEM Parameters or Wideband Mode or Two Separated LTE 10 MHz Carriers

Variable Name	Value
SemMeasBW_MHz	20 = 10MHz
LowerSemFreqA_MHz	3 = 1.5MHz
LowerSemFreqB_MHz	-43 = -21.5MHz
UpperSemFreqA_MHz	3 = 1.5MHz
UpperSemFreqB_MHz	-43 = -21.5MHz

4.1.4. Meeting Spectral Emission Limits Very Close to Carrier

If a particular SEM specification requires that distortion very close to the carrier be reduced more than it is with the default settings, then use of the Wideband Optimization customer configuration parameters may help to achieve the required specification. One example is the so-called FCC Band 41 Block Edge specification which requires spectral emissions be below -13dBm/MHz at a point 1MHz from the edge of the carrier.

With a relatively wideband carrier such as 20MHz, changing the Guard Band parameter from the default setting may help. The default setting is for the guard band region to be 20% of the carrier bandwidth. For 20MHz carriers, this means that the distortion in the 4MHz region on either side of the carrier is ignored. There will be some reduction of the distortion at 1MHz offset due to the linearizer acting on the IM3 distortion that it is considering, but potentially more reduction can be achieved at the 1MHz offset point by reducing the guard band region. It is not a good idea to use a value of 1 since carrier power may be inadvertently included in the distortion, but a value of 2 should be safe. Each unit represents approximately 0.5MHz. The guard band is illustrated in Figure 10.




Figure 10: Guard Band

For a narrowband carrier, such as 5MHz, the carrier power is now contained within $\frac{1}{4}$ the bandwidth meaning the ACLR1 has to be 6dB better than for the 20MHz carrier to achieve the same absolute power density at a 1MHz offset. For a narrowband carrier, changing the Guard Band parameter will likely not help, but the Linearizer Operation Mode setting of 2 may help. Setup the NOOB and FOOB regions using the SEM parameters and experiment with the NOOB weighting factors to heavily weight the NOOB. Figure 11 illustrates the regions of spectrum that are defined as NOOB and FOOB. NOOB and FOOB both have a width of $2 * \text{SemMeasBW_MHz}$ (MHz).

The Upper NOOB starting frequency is defined by the $2 * \text{UpperSemFreqA_MHz}$ parameter and the Upper FOOB starting frequency is defined by the $2 * \text{UpperSemFreqB_MHz}$ parameter.

The Lower NOOB starting frequency is defined by the $2 * \text{LowerSemFreqA_MHz}$ parameter, and the lower FOOB starting frequency defined by the $2 * \text{LowerSemFreqB_MHz}$ parameter.




Figure 11: NOOB and FOOB Definitions

The starting frequency of NOOB defines the guard band during the period when linearize mode 0 is not being used. So during the period that linearize mode 1 or 2 is used, the Guard Band parameter is ignored. It is of course necessary to set the NOOB starting frequency close to the carrier if one is trying to reduce close-in distortion. Ultimately, the customer will need to determine empirically what settings give the best

results in their particular setup, but a suggested starting point that gives good performance with both 5MHz and 20MHz LTE carriers is as follows:

SemMeasBW_MHz = 10 (5MHz)
LowerSemFreqA_MHz = 2 (1MHz)
LowerSemFreqB_MHz = 12 (6MHz)
UpperSemFreqA_MHz = 2 (1MHz)
UpperSemFreqB_MHz = 12 (6MHz)
Linearizer Operation Mode = 2
Guard Band = 2
Upper NOOB Weight Factor = 0 (use default of 40)
Lower NOOB Weight Factor = 0 (use default of 40)

When measuring compliance against a SEM spec, make sure the spectrum analyzer noise floor is not affecting the measurement. Set the attenuation in the front end of the SA to the minimum value that can be used given the dynamic range of the signal. Make use any preamp in the front end of the SA if available to further help with the instrument noise floor.

4.1.5. Aggressiveness of Re-adaptation on Power Steps

It was determined that for some PA's the re-adaptation on power steps (up or down) needs to be more aggressive in order to avoid being trapped in local minima of the cost surface.

As shown in Figure 12, the adaptation iteration counter represents the adaptation state:

- $0 < \text{Counter} < 300$: CAL state
- $300 \leq \text{Counter} < 1100$: FSA1 state
- $1100 \leq \text{Counter} < 2100$: FSA2 state
- $2100 \leq \text{Counter}$: TRACK state

From CAL to TRACK, the adaptation goes from the most aggressive to the least aggressive.

The two EEPROM parameters defined in Table 12 allows setting the adaptation iteration counter to an earlier state with more aggressive re-adaptation.




Figure 12: Aggressiveness on Power Steps

Table 12: EEPROM Parameters or Aggressiveness of Re-adaptation on Power Steps

EEPROM @ (Hex)	Size	Variable Name	Description
FDA4	UINT16	Power Step-Down Iteration Count	Adaptation Iteration counter on power steps down. 0 = default behavior is iteration counter of 1700 (so 400 iterations of FSA2) >0: Number of adaptation iteration counter
FDA9	UINT16	Power Step-Up Iteration Count	Aggressiveness of reaction on power steps up. 0 = default behavior is iteration counter of 1700 (so 400 iterations of FSA2) >0: Number of adaptation iteration counter

4.1.6. Power Change Detection Trigger Parameters

The firmware is continuously monitoring the average power of the RFFB signal in order to detect a change in the power level. The coefficients for a given power level may be completely invalid for a different power level so if power changes, some action must be taken. This includes running some FSA adaptation iterations, and for power steps up, loading max power coefficients. The trigger for detection of a power change is determined by two factors: the measurement integration time, and the amount of change in power level. The default values are 50ms for integration time, and 0.75dB for the change or delta. In some cases, particularly with LTE waveforms that have very dynamic traffic (resource block utilization), the power change detection mechanism can be triggered so frequently that overall correction performance suffers. It may be beneficial, in such cases, to make the trigger less sensitive. The two power change detection parameters can be used to configure the trigger sensitivity. For example, integrating over 100ms rather than 50ms will make the trigger less sensitive to short-term variations in RB utilization.

Table 13: Power Change Detection Trigger Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
FCF5	UINT16	Power Change Detection Integration Time	Power change detection integration time in 50 microsecond units. Default = 1000 (50ms).
FD9F	UINT16	Power Change Detection Delta	Power change detection delta in 0.25dB units. Default = 3 (0.75dB).

4.1.7. Lower Freeze Threshold

There is an EEPROM parameter provided for controlling over what range of PA output power the SC1894 actively adapts its linearization coefficients. This is the Lower Freeze Threshold. This parameter is defined relative to the max calibrated power level and is in units of 3dB. For example, a value of 5 corresponds to a 15dB backoff with respect to the max calibrated power. If the PA output power is below the Lower Freeze Threshold, then adaptation is immediately frozen. Frozen adaptation means that the linearization coefficients are fixed at their last values. This means, for example, that if the SC1894 is reset when the PA output power is below the lower freeze threshold, the adaptation will not start, the coefficients will therefore be stuck at their initial zero values and no correction of the PA distortion will occur.

The reason for including the Lower Freeze Threshold is that with LDMOS transistors, the non-linear distortion usually decreases significantly the more the PA output power is reduced. At more than 15dB backoff, the distortion is usually low enough that the linearization coefficients become very small. There

is no real need to continue adapting them with so little distortion present. Freezing the adaptation also eliminates any fluctuation in the corrected distortion. With GaN transistors, the distortion at backoff can be still high and there is usually a need to actively adapt at lower power levels than is necessary with LDMOS transistors. For this reason, when GaN PA Mode is enabled, the default setting for the Lower Freeze Threshold is changed to 7 from 5 lowering the level to -21dB from -15dB.

4.1.8. GaN PA Mode Optimization

A lot of work was done with GaN PA and the two most significant differences between GaN and LDMOS PAs as far as firmware operation is concerned are

1. Increasing non-linearity at high back-off
2. Gain expansion in back-off.

Whereas LDMOS PAs typically have very little non-linearity at high back-off ($> 15\text{dB}$ from P_{MAX}), to the extent that SC1894 output could be disabled, GaN PA can have significant distortion at such high back-offs, possibly more than at higher power levels. Furthermore, for LDMOS PAs, the gain of the PA is independent of output power level, at least to a first approximation, but it is common to see the gain of a GaN PA increase $> 3\text{dB}$ at 10dB back-off for example. The Volterra series correction signal is generated by the Correction Block (CORR) of the SC1894. A simplified block diagram is shown in Figure 13. The elements affected by GaN PA behavior are shown in red.




Figure 13: SC1894 Correction Path Block Diagram

To help with GaN PA performance, it is recommended to first enable GaN PA Mode. See Table 14 for details.

Table 14: GaN PA Mode EEPROM Parameter

EEPROM Address (Hex)	Size/Access	Variable Name	Description
FDAC	UINT8	GaN PA Mode Enable	Enables special behavior to optimize performance with GaN PA 0 = LDMOS PAs (Default) >0 : GaN PA. Firmware parameters optimized for GaN PA.

IMPORTANT: Whenever the state of this parameter is changed between zero and non-zero, it is required to redo the Smooth Mode calibration.

The following list summarizes the effects of GaN PA Mode Enable = 1 versus LDMOS PA mode (GaN PA Mode Enable = 0)

1. Power Step-Down Iteration Count and Power Step-Up Iteration Count default settings are changed to 301 instead of 1700. See Section 4.1.5 for details.
2. Default Lower Freeze Threshold is changed to 7, instead of 5, to enable adaptation at high back-off
3. Default EDET AGC Index Offset is changed to -2 instead of 0.
4. Default dynamic PDET and EDET DC offsets are changed to -30 and -30, respectively, instead of -40 and -70.

4.1.9. Transfer ATE Calibration parameters from OTP to EEPROM

Parts were originally shipped with ATE calibration parameters programmed in OTP. These ATE calibration parameters will affect the smooth mode calibration parameters. So to support parts already shipped to the field that can't have the smooth mode calibration re-done, a new special SPI command was created to copy OTP content to EEPROM.

The EEPROM parameter defined in Table 15 will allow one to determine whether or not the ATE calibration parameters are present in EEPROM. If they are not present, then the ATE calibration parameters are in the OTP and need to be transferred using the Special SPI command described in Table 17.

Table 15: ATE Calibration Offset Zone Written EEPROM Parameter

EEPROM Address (Hex)	Size/Access	Variable Name	Description
FDB3	UINT8	ATE Calibration Offset Zone Written	Parameter used to determine if ATE calibration Offsets were written in EEPROM or OTP = 0xA5: Cal offset data written to EEPROM Otherwise: data is not in EEPROM and needs to be copied from OTP to EEPROM, if redoing smooth calibration is not an option. See Table 17 for Special SPI Command.

Table 16: EEPROM Addresses for ATE Calibration Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
F780-F7B3		Reserved	Reserved (DO NOT CHANGE VALUES)
F7B4	UINT16	Temperature Offset	Temperature Offset 0= default = 283 >0: Offset value If withTemp Offset=0, the IC temperature is Temp_IC while the expected Temp IC is Exp_Temp_IC, then set $Temp_Offset = 283 + Temp_IC - Exp_Temp_IC$
F7B6-F7FF		Reserved	Reserved (DO NOT CHANGE VALUES)

Table 17: OTP to EEPROM Transfer Special SPI Command

Message (Hex)	Reply (Hex)	Command Name	Description
10 FB 00 00	90 fb 00 00	OTP to EEPROM Transfer	Copies 128 bytes of OTP to ATE Calibration Offset Zone of EEPROM

Exact steps to transfer ATE calibration parameters from OTP to EEPROM:

1. Read ATE Calibration Offset Zone Written parameter
2. If = 0xA5, then done, else go to next step.
3. Unlock EEPROM
4. Issue OTP to EEPROM Transfer Special SPI command
5. Once valid command response is read, then Reset SC1894
6. Lock EEPROM

4.1.10. Smooth Mode Temperature and Gain Compensation Discussion

This section describes the Custom configuration parameters in the EEPROM that can be adjusted to compensate for PA gain and RFPAL internal gain variation over temperature. The EEPROM addresses of these different parameters are in found in Table 6.

IMPORTANT: *These temperature compensation methods only apply to Smooth Mode operation (smooth mode system calibration is performed at the factory at maximum power).*

SC1894 internal temperature compensation algorithms assume that the PA output power is held constant by changing the RFIN input signal using the transmit system modulator ALC or transceiver ALC.

The PDET (power detector) circuit generates a signal which is proportional to the instantaneous power of the envelope. The peak voltage out of the PDET has a big impact on correction performance of the RFPAL. An attenuator within the PDET is controlled by an AGC loop to ensure that the peak voltage stays within the desired range as the RFIN level or temperature changes. The setting of this attenuator is referred to as the PDET Index. The initial PDET Index is determined during the initial calibration step by running the PDET AGC. Over temperature, PA gain and RFPAL internal gain will vary. Depending on these variations, the PA system AGC loop will adjust the RFIN level to maintain constant PA output power. As the RFIN level increases, the optimal PDET index needs to increase.

Using optimized correction mode, changes in either temperature or RFFB power level can trigger a recalibration of the PDET Index. When the SC1894 is actively predistorting the PA, this PDET recalibration process will result in some transient, sometimes called a pop-up. Using smooth adaptation mode, the fixed PDET index value (stored during maximum power calibration) can be gradually adjusted with any temperature and PA gain variation. There are three flag bytes described in Table 18 that control the PDET compensation in smooth adaptation mode.

Table 18: PDET Compensation Flags

PDET Temperature Compensation (Enable = 0)	PDET PA Gain Compensation (Enable = 0)	PDET Compensation Mode Description
1	1	Disabled. PDET is fixed regardless of temperature and system gain variation. No PA Gain Compensation.
0	1	PDET is compensated for RFPAL internal temperature variation. The gain variation of the PDET circuit over temperature is stored in a lookup table which is used to keep the output level of the PDET constant over temperature.
0	0	Default, Recommended Setting. PDET is compensated both for RFPAL temperature variation and system gain variation.

IMPORTANT: *Only use the settings included in this table.*

4.1.11. PDET Temperature Compensation Disabled

- PDET Temp Compensation Flag
 - 1 = Disabled. Smooth Mode PDET constant over all conditions
- PDET PA Gain Compensation Flag
 - 1 = Disabled. Smooth Mode PDET constant over PA gain variation

Why disable the PDET temperature compensation? When the PDET Index is adjusted for temperature variations, short degradations in ACLR correction may occur. For some applications, these short degradations in ACLR correction are not acceptable. Therefore, set the “PDET Temperature Compensation Flag” to ‘1’ to disable the PDET index temperature compensation. Setting the PDET PA Gain Compensation Flag to ‘1’ will disable any adjustment of the PDET index based on system gain.

Keeping both flags set to ‘1’ will hold the smooth mode calibrated PDET value constant over all conditions. The tradeoff is that the correction performance may degrade at extreme temperatures. This amount of degradation is a function of the PA’s gain and P1dB over temperature within the temperature range required. If ACLR degrades unacceptably, an alternative method for externally compensating PDET over temperature using NTC attenuators is described in the Hardware Design Guide.

4.1.12. Automatic PDET Temperature Compensation

- PDET Temp Compensation Flag.
 - 0 = Enabled (Default). PDET adjusted based on internal chip temperature variations.
- PDET PA Gain Compensation Flag.
 - 1 = Disabled. No PDET adjustments for PA gain fluctuations.

With PDET Temperature Compensation Flag enabled, the PDET attenuation level is automatically adjusted for internal RFPAL variation over temperature.

4.1.13. Automatic PDET Temperature Compensation with PA Gain Compensation

Recommended configuration

- PDET Temp Compensation Flag.
 - 0 = Enabled (Default). PDET adjusted based on internal chip temperature variations.
- PDET PA Gain Compensation Flag.
 - 0 = Enabled (Default). PDET adjusted based on PA gain fluctuations.

This automatic PDET temperature compensation with PA gain compensation mode is the recommended mode, especially for PA with a large gain variation over temperature. In addition to the automatic internal gain compensation, the SC1894 also monitors the changes in PA gain using RFIN and RFFB power measurements. PDET is then additionally varied to compensate for the change in PA gain. (PA gain variation is assumed to affect the RFIN level almost exclusively as the PA output power is held constant by the system Automatic Level Control.)

4.2. EEPROM Write Instruction

The same procedure is used to write either to the firmware zone or the customer Configuration Parameters zone or the Advance Customer Configuration Parameters. It is recommended to write 64-bytes page at a time.

The following steps must be used for SPI write to EEPROM:

1. Operate the SPI Bus at up to 4MHz.
2. LOADENB (pin 60) needs to be set HIGH ("1") Host is now directly communicating with the embedded EEPROM. See 7 for detailed instructions.
3. UNLOCK EEPROM.
 - a) Issue a WREN (**0x06**) command to enable write operations to EEPROM

06



Host Sending Opcode

- b) Write zero to STATUS register to unlock: **01 00**


01	00
----	----



Host Sending Opcode

4. Make sure EEPROM is UNLOCKED by Reading STATUS register

05	XX
----	----



Host Sending Opcode EEPROM Response

STATUS register (XX) is 8-bit status register (bits 7 MSB to bit 0 LSB).

7	6	5	4	3	2	1	0
W/R	—	—	—	W/R	W/R	R	R
WPEN				BP1	BP0	WEL	WIP


W/R = Writable/Readable. R = Read-Only

- The **Write-In-Process (WIP)** bit indicates whether the EEPROM is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.
 - The Block **Protection (BP0 and BP1)** bits indicate if the EEPROM is locked or unlocked.
 - BP1 BP0 = 11 then EEPROM is locked
 - BP1 BP0 = 00 then EEPROM is unlocked
5. Issue a WREN (**0x06**) command to enable write operations to EEPROM



Host Sending
Opcode

6. Issue a WRITE (0x02) command followed by the 16-bit address to be written followed by the contents to be written into that 64-byte page. If this is the last page, it is acceptable to write less than 64-bytes.
- Assert the SPI chip select, SSN which is active low, and begin toggling the SCLK while driving the 24-bit Op-code (02 command + 16 bit EEPROM address) on the SDI pin.
 - The following N*8 clock edges clock in the N bytes of write data as shown below.
 - Following bit 0 of the last byte to be written, de-assert SSN




With XX YY 16-bit EEPROM address as described in Table 5 and Table 6.


IMPORTANT:

Up to 64-bytes can be written with one write instruction. Burst accesses should not cross 128-bytes page boundaries.


7. Poll the STATUS register until the Write-In-Progress (WIP Bit 0) status changes from '1' (write in progress) to '0' (write completed).




8. Then repeat steps 5 to 7 until all bytes are written.
9. LOCK EEPROM to disable writes to the EEPROM.
 - a) Issue a WREN (**0x06**) command to enable write operations to EEPROM



- b) Write "0C" to STATUS register to lock: **01 0C**



10. Make sure EEPROM is LOCKED by Reading STATUS register



XX is 8-bit status register (bits 7 MSB to bit 0 LSB).


- If bit 2 – 3 = 11, then EEPROM is locked
 - If bit 2 – 3 = 00, then EEPROM is unlocked
1. LOADENB (pin 60) needs to be set back to low ("0") when done writing to EEPROM.
 2. Reset using pin 49 (RESETN)

4.3. EEPROM Read Instruction

The same procedure is used to read either to the firmware zone or the customer Configuration Parameters zone or the Advanced Customer Configuration Parameters.

The following steps must be used for SPI read to EEPROM:

1. Operate the SPI Bus at up to 4MHz.
2. LOADENB needs to be set high ("1").
3. Issue a READ (0x03) command followed by the 16-bit address to be read.
 - a) Assert the SPI chip select, SSN, which is active-low, and begin toggling the SCLK while driving the 24-bit Op-code (03 read command + 16-bit EEPROM address) on the SDI pin.
 - b) The following N*8 clock edges clock in the N bytes of write data
 - c) Following bit 0 of the last byte to be written, de-assert SSN



With XX YY 16-bit EEPROM address as described in Table 5 and Table 6.

4. LOADENB (pin 60) needs to be set back to LOW ("0") when done reading the EEPROM.

IMPORTANT: No restrictions on Read instructions for Number of bytes to be read with one Read instruction
Must follow the setup and hold times as well as other timing requirements as described in the data sheet.

4.4. EEPROM Endurance

Table 19 shows the guaranteed number of EEPROM write/erase cycles across worst case supply voltage and temperature range unless otherwise specified.

Table 19: SC1894 EEPROM Endurance

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Write/Erase Cycles			1M			—

5. Reading the Cost Function Variable

The cost function is measured at the RFFB input and is a scalar value proportional to ACLR measurement. The magnitude of this scalar will depend on the modulation type. Monitoring the relative change of this scalar will provide a measure of a given PA ACLR.

IMPORTANT: Averaging of the cost function value is required for more accurate measurements.

It is recommended to take at least 30 measurements to get more reliable results as follows:

1. Wait for Track. Section 3.2 for details.
2. Wait at least 5 more seconds (Strongly recommended)
3. Freeze the SC1894 adaptation. Section 3.2 for details.
4. Read 16-bit Cost Function variable at address 0x20D:
 - a) Execute a 2-byte read at address 525 = 0x20D
 - i. MSB at address: 525 = 0x20D
 - ii. LSB at address: 526 = 0x20E
5. Unfreeze the SC1894 adaptation. Section 3.2 for details.
6. Wait 0.2s
7. Average the result for improved accuracy by repeating steps 4 to 6 (≥ 30 iterations).

IMPORTANT: 16-bit values read from SC1894 are in big-endian format.

To Read 16-bit Cost Variable at 0x20D, the following commands are exchanged over the SPI bus.

```
Cost_function_bytes = double(rfpal_msgCmdRead(h, hex2dec('20D'), 1))
-> D5 81 20 90 %CHK Write Command
-> C8 00 28 00 %RSR Read Command
<- FF FF FF 0F %Value of 0F
-> F0 00 20 62 0D 00 00 %MRB Write to read 2-byte from @0x20D=525
%CHK computation. 0x62 + 0xD + 0 + 0 = 0x6F = 111. CHK = dec2hex (255 - 111) = 0x90
-> C8 00 28 00 %RSR Read Command
<- FF FF FF F0 %Value of F0. SC1894 response to command is ready
-> F0 00 28 00 00 00 00 %MRB Read
<- FF FF FF E2 0D EA 68 %SC1894 Command response
-> D5 81 28 00 %CHK Read Command
<- FF FF FF CE %CHK from SC1894 Command response
%CHK computation. 0xF0 + 0xE2 + 0x0D + 0xEA + 0x68 = 0x331. Mod256 = 0x31 = 49.
%CHK = dec2hex(255-49) = 0xCE
```

```
Cost_function_bytes = 60008 = 0xEA68
```

```
Since 0xEA68 > 7FFF Then Cost = 60008 - 65536 = -5528
```

See section 10.5 for Matlab example code.

6. Power Measurement Unit (PMU)

6.1. PMU Calibration Flow

For absolute accuracy, a one-time, single point calibration of the converted RFIN and RFFB values is required due to dependence on end system characteristics and also on the part-to-part variation of the SC1894 boards. Different reference points are possible for both RFIN and RFFB. It is possible to calibrate the RFIN power level (dBm) into the RFIN coupler or into power amplifier input power level by reading from an external power meter or by applying a known power level. Similarly, the RFFB_PMU value can be calibrated into RFFB Balun or at the power amplifier output level.




Figure 14: PMU Calibration Flow

6.1.1. PMU Scratch Parameters

See section 10.6 for Matlab example code.

Table 20: Power Measurement Unit Scratch Parameters

Scratch at (Hex)	Size/Access	Variable Name	Description
037	16-bit R	RFIN_PeakPower_10ns	RFIN_PeakPower_10ns = RFIN Highest 10ns average values over the 40ms average window. See section 6.2 and 6.3 for conversion to dBm value.
03D	16-bit R	RFFB_PeakPower_10ns	RFFB_PeakPower_10ns = RFFB Highest 10ns average values over the 40ms average window. See section 6.2 and 6.3 for conversion to dBm value.
047	16-bit R	RFFB_MAX_40us	RFFB_MAX_40us Maximum value over 40µs measurement windows over 40ms. See section 6.2 and 6.3 for conversion to dBm value.
049	16-bit R	RFFB_MIN_40us	RFFB_MIN_40us Minimum value over 40µs measurement windows over 40ms. See section 6.2 and 6.3 for conversion to dBm value.
04B	16-bit R	RFIN_MAX_40us	RFFB_MAX_40us Maximum value over 40µs measurement windows over 40ms. See section 6.2 and 6.3 for conversion to dBm value.
04D	16-bit R	RFIN_MIN_40us	RFFB_MIN_40us Minimum value over 40µs measurement windows over 40ms. See section 6.2 and 6.3 for conversion to dBm value.
245	16-bit R	RFFB_RMS	RFFB RMS Power (dBm/40ms) over a 40ms measurement window. Signed 6.10 signed Value. See section 6.2 and 6.3 for conversion to dBm value.
247	16-bit R	RFIN_RMS	RFIN RMS Power (dBm/40ms) over a 40ms measurement window. Signed 6.10 signed Value. See section 6.2 and 6.3 for conversion to dBm value.

IMPORTANT: Power measurements are updated every 340ms. The measurement time is 40ms and the coefficients are not adapted during that measurement period.

From the parameters defined in Table 20, it is possible to compute the RFIN and RFFB Peak PAR as follows:

$$\text{RFIN_Peak_PAR} = \text{RFIN_PeakPower_10ns} - \text{RFIN_RMS}$$

$$\text{RFFB_Peak_PAR} = \text{RFFB_PeakPower_10ns} - \text{RFFB_RMS}$$

See section 10.6 for Matlab example code.

6.2. Conversion of Read PMU values to dBm values

Customers can choose to calibrate the RFIN power level (dBm) into any reference point with the following formula:

$$P_{RFIN}[Reference] = \frac{RFIN_PMU * 3.01}{1024} + RFIN_Reference_Offset$$

The RFFB power level into any reference point (RFFB (dBm) Balun or the power amplifier output power) can be computed as follow:

$$P_{RFFB}[Reference] = \frac{RFFB_PMU * 3.01}{1024} + RFFB_Reference_Offset$$

The $OFFSET_{RFIN_Reference}$ and $OFFSET_{RFFB_Reference}$ are dependent on end system characteristics and also on the board to board variation with SC1894. So, a one-time calibration is required to determine the offsets.

6.3. TDD Considerations—Operation with < 100% Duty Cycle

The SC1894 PMU operates continuously over the measurement window—it does not discard samples which may have been taken when the PA is off. This will affect the reading for waveforms with less than 100% duty cycle as would be seen in TDD applications. For example, the PMU value read for a 50% PA on time (duty cycle) will be 3dB lower than the value with 100% duty cycle. It is straightforward to calculate the PA on time power from the PMU value as described in the following sections.

6.3.1. For Systems with a Fixed Rx/Tx Duty Cycle

For systems with a fixed Rx/Tx duty cycle, it is recommended to calibrate the PMU with the procedure above using a waveform with the same Rx/Tx duty cycle as would be seen in the field. This is the preferred method. In this case, duty cycle factor will be included in the computed offsets as described in section 6.2.

6.3.2. For Systems with a Variable Rx/Tx Duty Cycle

For systems with variable Rx/Tx duty cycle, the host controller can be used to scale the measurement value by the duty cycle (D_{CYCLE}) and calibrate the PMU values with a 100% duty cycle. Then the conversion of read PMU values into dBm values will be as follow:

$$P_{RFIN}[Reference] = \frac{RFIN_PMU * 3.01}{1024} + RFIN_Reference_Offset - 10 * \log_{10}(D_{cycle})$$

$$P_{RFFB}[Reference] = \frac{RFFB_PMU * 3.01}{1024} + RFFB_Reference_Offset - 10 * \log_{10}(D_{cycle})$$

NOTE: For systems that are designed such that they cannot operate at 100% duty cycle for thermal reasons, it is possible to calibrate with one duty cycle and then D_{CYCLE} is defined as the scaling duty cycle between the calibrate duty cycle and the current duty cycle. $RFIN_Reference_Offset$ and $RFFB_Reference_Offset$ are EEPROM parameters. See Table 21 for details.

6.4. PMU EEPROM Parameters

The duty cycle factor can be stored in the SC1894 Customer Configuration Parameters zone in the EEPROM for the SC1894 to perform the scaling. This is not the recommended method. See section 6.3 for preferred methods.

Table 21: PMU EEPROM Parameter

EEPROM @ (Hex)	Size	Variable Name	Description
FC17	INT16	RFFB Reference Offset	RFFB Reference offset in dBN. $dBm = 3.01 * dBN / 1024$. See section 6.2 and 6.3 for details.
FC19	INT16	RFIN Reference Offset	RFIN Reference offset in dBN. $dBm = 3.01 * dBN / 1024$. See section 6.2 and 6.3 for details.
FC23	UINT8	TDD Duty Cycle Factor %	8-bit value of PMU Duty Cycle Factor for TDD system: integer value between 0 and 100 that represents the TDD duty cycle in percent. E.g. a value of 60 or 0x3C corresponds to 60%. A value of zero corresponds to 100% duty cycle and is the default value. Hence not programming this byte results in no duty cycle correction being applied (same as if 100d = 0x64 is programmed)

IMPORTANT: Make sure to update checksum at address 0xFFFF when changing the PMUDutyCycleFactor value.

7. Debug Features

7.1. CCDF Parameters

Table 22: CCDF EEPROM Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
FD3B	UINT8	CCDF Mode	CCDF Mode: 0 = Automatic or 1 = Manual. In Automatic mode, firmware will set CCDF1_dB = ~Peak_PAR(dB)-0.25dB, CCDF2_dB = ~Peak_PAR(dB)-1dB CCDF3_dB = ~Peak_PAR(dB)-2dB

IMPORTANT: Make sure to update checksum at address 0xFFFF when changing the CCDF Mode value.
In Manual mode, host will need to configure these RFIN_CCDFX_dB and RFFB_CCDFX_dB parameters after each reset.

The CCDF_dB parameters use the format defined in section 6.2 with no offset.

Table 23: CCDF Scratch Parameters

Scratch @ (Hex)	Size/Access	Variable Name	Description
51	UINT16 RW	RFIN_CCDF1_dB	RFIN_CCDF1_dB is the threshold 1(dBn) for RFPAL to find the percentage of samples with power level above RMS Power (dBm/40ms) + RFIN_CCDF1_dB. To convert dBn to dB
53	UINT16 RW	RFIN_CCDF2_dB	RFIN_CCDF2_dB is the threshold 2(dB) for RFPAL to find the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF2_dB
55	UINT16 RW	RFIN_CCDF3_dB	RFIN_CCDF3_dB is the threshold 3(dB) for RFPAL to find the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF3_dB
45	UINT16 R	RFIN_CCDF1_Per	RFIN_CCDF1_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF1_dB = Percentage value *CCDF_Per_format (2^13)
61	UINT16 R	RFIN_CCDF2_Per	RFIN_CCDF2_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF2_dB = Percentage value *CCDF_Per_format (2^13)
57	UINT16 R	RFIN_CCDF3_Per	RFIN_CCDF3_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFIN_CCDF3_dB = Percentage value *CCDF_Per_format (2^13)
2E	UINT16 RW	RFFB_CCDF1_dB	RFFB_CCDF1_dB is the threshold 1(dB) for RFPAL to find the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF1_dB.
4F	UINT16 RW	RFFB_CCDF2_dB	RFFB_CCDF2_dB is the threshold 2(dB) for RFPAL to find the percentage of samples with power level above RMS Power (dBm/40ms) + RFFB_CCDF2_dB
5F	UINT16 RW	RFFB_CCDF3_dB	RFFB_CCDF3_dB is the threshold 1(dB) for RFPAL to find the percentage of samples with power level above RMS Power (dBm/40ms) + RFFB_CCDF3_dB
59	UINT16 R	RFFB_CCDF1_Per	RFFB_CCDF1_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF1_dB = Percentage value *CCDF_Per_format (2^13)
5B	UINT16 R	RFFB_CCDF2_Per	RFFB_CCDF2_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF2_dB = Percentage value *CCDF_Per_format (2^13)
5D	UINT16 R	RFFB_CCDF3_Per	RFFB_CCDF3_Per represents the percentage of samples with power level above RMS Power(dBm/40ms) + RFFB_CCDF3_dB = Percentage value *CCDF_Per_format (2^13)

*RFIN_CCDFX_dB and RFFB_CCDFX_dB are in dBN. $dB=3.01*dBN/1024$.*

7.2. Internal Temperature Sensor

Table 24: Internal Temperature Sensor Scratch Parameters

Scratch at (Hex)	Size/Access	Variable Name	Description
23D	INT16 R	IcTemp	16-signed bit Internal Temperature.

IcTemp is in big-endian format. It is in units of °C.

7.3. Spectrum Reporting (SEM and PSD)

7.3.1. Spectrum Emission Mask (SEM) Parameters

Table 25: SEM EEPROM Parameters

EEPROM @ (Hex)	Size	Variable Name	Description
FC10	UINT8	SemMeasBW_MHz	2*BandWidth in MHz over which spectral emission is measured.
FC11	INT8	LowerSemFreqA_MHz	2*Lower Offset A in MHz from the lower-edge of the signal
FCF0	INT8	LowerSemFreqB_MHz	2*Lower Offset B in MHz from the lower-edge of the signal
FCF1	INT8	UpperSemFreqA_MHz	2*Upper Offset A in MHz from the upper-edge of the signal
FCF2	INT8	UpperSemFreqB_MHz	2*Upper Offset B in MHz from the upper-edge of the signal

Table 26: SEM Scratch Parameters

Scratch @ (Hex)	Size/Access	Variable Name	Description
F1A	INT16 R	SEM_MaxPsdMeas	Highest 40µs PSD value in dBN/MHz over 40ms window. Updated every 340ms $dBm = 3.01*dBN/1024$
F1C	INT16 R	SEM_MaxRangeA	Maximum Spectrum Emission Mask of Lower and Upper SEM bands defined by LowerSemFreqA and UpperSemFreqA over SemMeasBw. Updated every 340ms.
F1E	INT16 R	SEM_MaxRangeB	Maximum Spectrum Emission Mask of Lower and Upper SEM bands defined by LowerSemFreqB and UpperSemFreqB over SemMeasBw. Updated every 340ms.

7.3.2. Power Spectral Density (PSD) Parameters

See section 10.8 for Matlab example code.

Table 27: PSD Scratch Parameters

Scratch @ (Hex)	Size/Access	Variable Name	Description
02C	UINT8 RW	EnablePsdMeas	PSD enable measurement. 1 for RFFB PSD capture 2 for RFIN PSD capture After setting this parameter to 1 or 2, the host should read EnablePsdMeas until it cleared to "0". Then the 256 PSD points in dBN format will be available in MeasEmplog2Psd.
BC8	UINT8 RW	Frequency Span	Frequency Span in MHz for PSD measurement. 0 or 1 = 100MHz (Default) 2 = 50MHz 3 = 25MHz 4 = 12.5MHz 5 ≥ 6.25MHz 100MHz will be used if not set.
CEC	UINT16 RW	PSD_LO_Frequency	2*PSD LO Frequency in MHz at which the PSD is taken. If not set, the signal center frequency will be used by default.
1340	256 INT16 R	MeasEmplog2Psd	256 PSD points in dBN format. Need to use special command to extend scratch readable range as described in section 3.3 The resulting PSD will need to be spectrally inverted

Before setting EnablePsdMeas to 1 or 2, it is possible to first change the configuration of the Frequency Span or the PSD_LO_Frequency.

8. Factory Calibration

8.1. Smooth Mode Calibration

The smooth adaptation calibration is done at factory alignment of the power amplifier system. It is possible to calibrate at either one or two center frequencies. With the system at maximum average output power and maximum signal bandwidth and a constant average output power, the SC1894 adapts and stores certain parameters in the EEPROM. For LTE signals, a signal with 100% resource block loading should be used. For TDD systems, it is recommended to use 100% resource block loading during the TX ON period. The smooth adaptation calibration procedure for frequency A is described in Figure 15




Figure 15: Smooth adaptation Calibration Procedure at Center Frequency A

IMPORTANT: Smooth Adaptation Calibration must be done with the system at Maximum Peak PA output power with minimum PAR (for Maximum RMS power) and maximum expected signal bandwidth

8.1.1. Single Point of Calibration at Frequency A

The SPI Messages Communication Commands for smooth adaptation calibration are described in section 3.4 with their corresponding status flags. **See example code in sections 10.3 and 10.4.**

For a single point of calibration at frequency A, the sequence below should be followed:

1. Set the center frequency to frequency A and adjust signal levels to get the target PA output power.
2. Operate the SPI Bus at up to 4MHz.
3. LOADENB (pin 60) needs to be set HIGH ("1"). Host is now directly communicating with the embedded EEPROM. See Ref [7] for detailed instructions.
4. UNLOCK EEPROM. See section 4.2 for detailed instructions.
5. Make sure EEPROM is UNLOCKED by Reading STATUS register
6. LOADENB (pin 60) needs to be set LOW ("0").
7. Send Clear MaxPWRCalParameters A SPI command 10 F3 00 00. See section 3.4
8. Wait for at least 100 ms.
9. Read MaxPwrClearOnGoing flag until a value of 0x00 is returned by the SC1894.
10. Reset the SC1894 by toggling the RESETN line.
11. Wait 1 second.
12. Send Write MaxPWRCalParameters A SPI command 10 F5 00 00. See section 3.4
13. Wait for at least 100 ms.
14. Read MaxPwrCalAOngoingflag until a value of 0x00 is returned by the SC1894.
15. If two points of calibration are required, then proceed to step 21 without executing the following commands. If only one point of calibration is required, then proceed to step 16
16. LOADENB (pin 60) needs to be set HIGH ("1").
17. LOCK EEPROM to disable writes to the EEPROM. See section 4.2 for detailed instructions.
18. LOADENB (pin 60) needs to be set LOW ("0").
19. Reset using pin 49 (RESETN)
20. One frequency calibration is complete.

8.1.2. Second Point of Calibration at Frequency B

If a second frequency calibration is desired, then continue with the sequence below:

21. Set the center frequency to frequency B and adjust signal levels to get the target PA output power.
22. Send Clear MaxPWRCalParameters B SPI command 10 F4 00 00. See section 3.4
23. Wait for at least 100ms.
24. Read MaxPwrClearOnGoing flag until a value of 0x00 is returned by the SC1894.
25. Reset the SC1894 by toggling the RESETN line.
26. Wait 1 second.
27. Send Write MaxPWRCalParameters B SPI command 10 F6 00 00. See section 3.4
28. Wait for at least 100ms.
29. Read MaxPwrCalBOngoingflag until a value of 0x00 is returned by the SC1894.
30. LOADENB (pin 60) needs to be set high ("1").
31. LOCK EEPROM to disable writes to the EEPROM. See section 4.2 for detailed instructions.
32. LOADENB (pin 60) needs to be set low ("0").
33. Reset using pin 49 (RESETN)
34. Two frequency points calibration is complete.

9. Narrowband Firmware

9.1. Overview

The SC1894A-00N13, a new variant part of the SC1894, has introduced. . The SC1894A-00C13 parts are shipped from the factory with the 4.1.03.08 version of the firmware loaded in the EEPROM. The SC1894A-00N13 parts are shipped loaded with firmware version number 4.5.01.00. This firmware will be referred to as the “narrowband” firmware henceforth in this document. The narrowband firmware is based on the 4.1.03.08 firmware, but adds several new features:

- Support for signal bandwidths down to 25kHz
- A rapid bin switching mode
- Extension of operating RF range down to 135MHz

The narrowband firmware runs on SC1894A-00N13 parts only. Refer to the SC1894 FW4.5.01.00 Release Notes (Ref [8]) for more details on the SC1894A-00N13 and FW4.5.01.00. Chapter 9 applies only to SC1894A-00N13 parts running FW4.5.01.00.

9.2. Operating Modes

The narrowband firmware has different operation modes based on new EEPROM parameters as defined in Table 37:

1. FW 4.1.03.08 behavior
2. Bin Switching without adaptation
3. Bin Switching with adaptation

Essentially, the firmware operates either in FW4.1.03.08 mode or in Bin Switching mode. In FW4.1.03.08 mode, it behaves like an SC1894A-00C13 part (e.g., Smooth Mode, autonomous determination of carrier center frequency, autonomous reaction to changing events such as carrier configuration change or PA output power step, etc). However, the 1.2MHz signal bandwidth limitation applies. This mode is used during factory calibration of bins. One difference relative to the SC1894A-00C13 part is that the VHF band is supported. There are some features and functions of the full 4.1.03.08 firmware/SC1894A-00C13 part that have been removed. See Section 9.7 for details.

In Bin Switching mode, a set of 128-byte “bins” or pages of memory are allocated to store the parameters that define the state of the analog correction engine (ACE). The contents of these bins are fixed during factory calibration (similar concept to Smooth Mode calibration of FW4.1.03.08). The bins can be transferred rapidly between EEPROM, scratch RAM and the ACE via SPI commands issued by the host. Up to 40 EEPROM bins (EBINs) and eight RAM bins (RBINs) are supported.

In Bin Switching mode, the SC1894 behaves more as a dumb slave and relies on the host providing information on the current signal and commanding it to load the parameter bin that corresponds most closely to the current operating conditions. The host must have calibrated at least one bin and keep track of which bin corresponds to which set of conditions. In Bin

Switching mode, apply static parameters (option 2 in the operating mode list above) or configure the firmware to adapt after loading a bin into the ACE (option 3). The host must therefore have knowledge of the current operating conditions, and when they change to be able to command the firmware to respond to the change. Bin Switching mode may be used with both narrowband and wideband signals. In this Section 9 of this document, narrowband signals are defined as having bandwidth < 1.2MHz, otherwise, they are defined as wideband signals. Elsewhere in this document, the terms wideband and narrowband have different definitions.

9.2.1. FW4.1.03.08 Mode


For the firmware to behave like FW4.1.03.08, the following EEPROM parameters must be set:

Enable Calibration = 1

Bin Switching Mode Disable = 1

See Table 37 for details. After configuring the EEPROM parameters, as usual when changing EEPROM parameters, reset the SC1894 for the new parameter settings to take effect.

9.2.2. Bin Switching Mode

 *The Bin Switching Mode relies on the host to know when the conditions change and to know which Bin parameters to apply.*

- Up to 40 Bins in EEPROM (EBIN). See Table 36.
- Up to 8 scratch memory RAM bins (RBIN), including one shadow bin (RBIN[7]). See Table 28.

9.2.2.1. Calibration Procedure

1. Set Enable Calibration ACCP = 1.
2. Set Bin Switching Mode Disable ACCP = 1.
3. Ensure firmware is in Optimized Mode.
4. For i = 0 to MAX_CAL_BIN(≤ 39).
 - a. Apply signal with bandwidth > 1.2MHz at freq(i).
 - b. Reset and wait for TRACK (or until acceptable ACLR).
 - c. Freeze adaptation by setting Adapt Freeze (Scratch 0x9BA) = 1.
 - d. Issue ACE to RBIN Transfer special command to shadow bin (RFIN[7]) with command 10 47 00 00. See **Error! Reference source not found.** for details.
 - e. Set EBIN_Index (Scratch variable@0x089) = i.
 - f. Issue Shadow Bin to EBIN Transfer special command 10 D9 00 00 to EBIN[i]. See **Error! Reference source not found.** for details.
5. End for.


9.2.2.2. Operation in the Field Without Adaptation

1. Set Enable Calibration ACCP = 0.
2. Set Bin Switching Mode Disable ACCP = 0.
3. Reset .
4. Wait 100 ms.
5. For $i=I1$ to $I2$ ($I1$ and $I2$ in range 0 to 6, $I1 \leq I2$).
 - a. EBIN_Index (Scratch variable@0x089) = EBIN_Index(i).
 - b. Issue EBIN to Shadow Bin Transfer special command 10 DA 00 00. See Table 30 for details.
 - c. RBIN_Index (Scratch variable@0xA1E) = i .
 - d. Issue Shadow Bin to RBIN Transfer special command 10 DB 00 00. See Table 30 for details.
6. End for.
7. Issue RBIN to ACE Transfer special command from Bin[X]: 10 2X 00 00. (Bit 4 of second byte is set to 0 as there is no adaptation). See Table 30 for details.
8. If conditions change, then the host repeats step 7 from the new best RBIN or reload more bins from EEPROM from step 5.

Notes:

1. If only one RBIN is required, then steps 5c and 5d can be ignored. The sole RBIN will be the shadow bin RBIN[7]. Directly transfer from the shadow RBIN[7] to ACE with 10 27 00 00.

9.2.2.3. Operation in the Field With Adaptation

 *The host is responsible to select the EBIN to be applied based on the deployment conditions. To adapt more aggressively to condition changes, set FSA iterations in EBIN to value > 0.*

1. Set Enable Calibration ACCP = 0.
2. Set Bin Switching Mode Disable ACCP = 0.
3. Reset.
4. Wait 100ms.
5. For $i=I1$ to $I2$ ($I1$ and $I2$ in range 0 to 6, $I1 \leq I2$).
 - a. EBIN_Index (Scratch variable@0x089) = EBIN_Index(i).
 - b. Issue EBIN to Shadow Bin Transfer special command 10 DA 00 00. See Table 30 for details.
 - c. RBIN_Index (Scratch variable@0xA1E) = i .
 - d. Issue Shadow Bin to RBIN Transfer special command 10 DB 00 00. See Table 30 for details.
6. End for.
7. Set FSA Iterations in scratch if not defined in EBIN and if required.
8. Compute CSP_Param0 to CSP_Param5 and write to scratch parameters. See Table 28 and section 0 for details.
9. Issue Change Spectral Parameters special command. See Table 30 for details.
10. Issue RBIN to ACE Transfer special command from Bin[X]: 10 3X 00 00 if it is desired to automatically enable adaptation after applying the RBIN, or 10 2X 00 00 if one wishes to enable adaptation directly through writing to the Adapt Freeze scratch variable in step 11. See Table 30 for details.

11. If automatic adaptation enable was not used in Step 10, write 0 to Adapt Freeze scratch variable. In either case, once adaptation is enabled, the firmware will run 2x FSA Iterations after loading the RBIN parameter into the ACE.

Notes:

1. If the conditions change, the host must disable adaptation by writing 1 to the Adapt Freeze scratch variable before the conditions change. Allowing adaptation to continue with spectral parameters that do not match the current conditions will cause rapid degradation of the linearization performance. Next, transfer the RBIN corresponding to the new conditions into the ACE. If the change affects the spectrum, i.e., the frequency of either of the outermost subcarriers, or either edge of a single wideband carrier changes, then steps 8 and 9 must be executed to change the spectral parameters to match the new carrier configuration. If the condition change does not involve a change in the spectrum (for example, PA output power change only), then it is not necessary to change the spectral parameters. After loading the new RBIN into the ACE, reenale adaptation.

9.3. Scratch Parameters

Several new parameters have been added to scratch memory to support the narrowband firmware. These are described in Table 28. As with all scratch variables, 16-bit variables are in big-endian format.

Table 28: Scratch Parameters for Narrowband Firmware

Scratch Address (Hex)	Size/Access	Variable Name	Description
089	8-bit RW	EBIN_Index	EEPROM Bin index pointer for bin transfers between shadow RAM bin and EEPROM EBIN. EBIN_Index = 0 to 39
08C	16-bit RW	FSA Iterations	Current value of FSA Iterations bin parameter that controls how much FSA to run after applying a bin to the ACE. This value is from the last bin applied.
9BA	8-bit RW	Adapt Freeze	Adaptation state: > 0 = Freeze adaptation, 0 = Adaption enabled
A1E	8-bit RW	RBIN_Index	Bin index pointer for bin transfers between shadow RAM bin and RAM bins. RBIN_Index = 0 to 7
98D	8-bit RW	CSP_Param0	Change Spectral Parameter #0
991	16-bit RW	CSP_Param1	Change Spectral Parameter #1
99D	8-bit RW	CSP_Param2	Change Spectral Parameter #2
99E	8-bit RW	CSP_Param3	Change Spectral Parameter #3
99F	8-bit RW	CSP_Param4	Change Spectral Parameter #4
9A0	8-bit RW	CSP_Param5	Change Spectral Parameter #5
1640 16BF	128-byte RW	RBIN[0]	RAM Bin #0
15C0 163F	128-byte RW	RBIN[1]	RAM Bin #1

Scratch Address (Hex)	Size/Access	Variable Name	Description
1540 15BF	128-byte RW	RBIN[2]	RAM Bin #2
1140 11BF	128-byte RW	RBIN[3]	RAM Bin #3
10C0 113F	128-byte RW	RBIN[4]	RAM Bin #4
380 3FF	128-byte RW	RBIN[5]	RAM Bin #5
180 1FF	128-byte RW	RBIN[6]	RAM Bin #6
100 17F	128-byte RW	RBIN[7]	RAM Bin #7 (shadow bin)

9.3.1. Adaptation Freeze

A new SPI command to freeze/enable adaptation is defined. The legacy freeze adaptation command (in Table 1) should not be used for freezing adaptation with the narrowband firmware. A newly defined scratch variable, Adapt Freeze, is defined. When Adapt Freeze = 0, firmware can adapt coefficients, and when Adapt Freeze > 0, adaptation is frozen. In Bin Switching mode, the default state of Adapt Freeze = 1.

9.3.2. RAM Bins

There are a total of 8 RBINs, numbered RBIN[0:7] provisioned in the scratch RAM. The address of each RBIN can be found in the scratch memory map in Table 28. RBIN[7] has a special significance. This RBIN is referred to in this document as the shadow bin. It can be used as a regular RBIN the same as RBIN[0:6]. However, it is also used during operations that move bins to and from EEPROM. For example, it is not possible to transfer an EBIN directly into the ACE. It is necessary to first transfer the EBIN into the shadow bin, then from the shadow bin to the ACE. The ACE serves as an intermediate storage bin for transfers between the EEPROM and scratch memory or ACE.

9.3.3. Bin Format

RBINs and EBINs have an identical format. Each bin is composed of 128 bytes, not all of which are used. However, in firmware transfer operations, all 128 bytes are transferred. While there are 40 EBINs and 8 RBINs provided in the SC1894A-00N13, there is no reason the host cannot provide for more bins, as long as the bins are stored in host memory. These external bins must be transferred between host memory and RFPAL memory over the SPI that will greatly slow down the bin switching operations; however, there is no limit to the number of bins in this case. If the host will only use bins internal to the RFPAL, it does not require knowledge of the bin

contents with the possible exception of two bytes: the FSA Iterations parameter and the Checksum. However, if the host will be populating external bins during a factory calibration, it must know the addresses of variables to read out of scratch memory and where to put these variables in the bin in the host memory. The format of the bin is given in Table 29. 16-bit word values are stored in big-endian format to match the convention used in scratch memory. Hence, 16-bit parameters can be read from scratch memory by the host and written directly into a bin without having to swap the most significant and least significant bytes of the word.

Table 29: BIN Organization

Scratch @ (Hex)	Parameter	Size	Number of Bytes	Bin Offset Address (dec)
841	Adaption Coefficients (Array of 50 values)	8-bit*50	50	0
8ED	BIN Parameter 1	16-bit	2	50
8EF	BIN Parameter 2	16-bit	2	52
23C	BIN Parameter 3	8-bit	1	54
D4D	BIN Parameter 4	8-bit	1	55
C9D	BIN Parameter 5	8-bit	1	56
C84	BIN Parameter 6	8-bit	1	57
E07	BIN Parameter 7 (Array of 24 values)	8-bit*24	24	58
23D	BIN Parameter 8	16-bit	2	82
AF5	BIN Parameter 9	8-bit	1	84
A43	BIN Parameter 10	16-bit	2	85
A45	BIN Parameter 11	16-bit	2	87
-	FSA Iterations	8-bit	1	89
-	Checksum	8-bit	1	127

When the host is populating external bins during calibration, it should freeze adaptation before reading out the variables from scratch memory. The FSA Iterations and Checksum parameters are written by the host when it composes the bins and are simply read by the firmware.

9.3.3.1. FSA Iterations Parameter

The FSA Iterations bin parameter is used to specify how much Full-Speed Adaptation (FSA) is done after loading of a bin. FSA adaptation uses larger step sizes during convergence towards the predistortion solution. This results in faster convergence, but with greater fluctuations in the nonlinear distortion. Once the firmware has converged on a solution, it switches to TRACK mode in which it takes the minimum-sized steps and gradually adapts to slowly changing environmental variables such as temperature. The TRACK adaptation has minimal fluctuations in the distortion. If there is a step change however, such as a step in the PA output power, or loading of coefficients that are quite far from being optimal for the new conditions, then it is recommended to adapt more aggressively for some time to quickly find the new optimal coefficient values, before switching back to TRACK mode.

The firmware will read the FSA Iterations parameter whenever a RBIN is applied to the ACE and will run 2*(FSA Iterations) adaptation iterations (providing the bit in the command that enables adaptation after parameter load is 1). As an example, if the FSA Iterations parameter has a value

of 100, then 200 FSA iterations will be run before switching back to TRACK. If the FSA Iterations parameter is zero, then no FSA iterations are run. This should be the default value written by the host.

The value of the FSA Iterations parameter in the latest RBIN loaded into the ACE is stored in a scratch variable that is the FSA Iterations scratch variable of Table 28. This is a 16-bit unsigned value. When the ACE parameters are loaded into an RBIN with the Analog to RBIN Transfer SPI command, the value written by the firmware into the FSA Iterations parameter of the RBIN is the current value of scratch variable divided by two. If no RBINs have yet been applied to the ACE, then the default value of the scratch variable is zero. The variable is writeable by the host so if necessary, it can be changed on the fly.

9.3.3.2. Checksum

The checksum is the modulo-256 addition of the other 127 bytes in the bin. The firmware will not apply a bin to the analog correction engine if the checksum is not correct. This prevents potentially erroneous parameters from being loaded. In the event of an errored checksum, the firmware will simply return a warning to the host. This is Warning 64. When an Analog to RBIN SPI command is sent, the firmware will compute the checksum over the first 127 bytes of the specified RBIN. After having written the parameters to the defined fields, the firmware will then write the checksum to the last byte of the bin.

9.4. Special Action Commands

Several SPI special action commands have been added to support operation of the narrowband firmware. Table 30 contains the information for all the new commands.

Table 30: Narrowband Firmware SPI Special Action Commands

Message (Hex)	Replay (Hex)	Command Name	Description
10 D7 00 00	90 D7 00 00	Change Spectral Parameters	Causes the spectral parameters currently contained in scratch memory to be applied
10 D9 00 00	90 D9 00 00	Shadow Bin to EBIN Transfer	Copies contents of shadow bin, RBIN[7], to EBIN[EBIN_Index]
10 DA 00 00	90 DA 00 00	EBIN to Shadow Bin Transfer	Copies contents of EBIN[EBIN_Index] to shadow bin, RBIN[7]
10 DB 00 00	90 DB 00 00	Shadow Bin to RBIN Transfer	Copies contents of shadow bin, RBIN[7], to RBIN[RBIN_Index]
10 DC 00 00	90 DC 00 00	RBIN to Shadow Bin Transfer	Copies contents of RBIN[RBIN_Index] to shadow bin, RBIN[7]
10 20 00 00 10 3F 00 00	90 20 00 00 90 3F 00 00	RBIN to Analog Transfer	Applies contents of RBIN[Active_Bin_Index] to analog correction engine. Refer to Section 9.4.1.6 for details
10 40 00 00 10 4F 00 00	90 40 00 00 90 4F 00 00	Analog to RBIN Transfer	Reads parameters from analog correction engine and stores in RBIN[Active_Bin_Index]. Refer to Section 9.4.1.7 for details

9.4.1. SPI Commands for Memory Management

All the new special action commands, with the exception of the Change Spectral Parameters command, are used for memory management (i.e., bin switching) purposes. The basic idea of these memory management commands is that the host updates pointer variables to the EBIN and RBIN, then issues a command to the firmware to move data between to which the bins are pointed.

9.4.1.1. EEPROM to RAM Transfer

The host uses the following sequence to transfer a selected EBIN to the shadow bin, RBIN[7]. A total of two SPI commands are required.


- 1) Set the EBIN_Index scratch variable to a value between 0 and 39 to point to the EBIN to be transferred. The address of the EBIN_Index variable is given in Table 28.
- 2) Issue the EBIN to Shadow Bin Transfer SPI command given in Table 30.

9.4.1.2. RAM to EEPROM Transfer

The host uses the following sequence to transfer the shadow bin, RBIN[7] to a selected EBIN. A total of two SPI commands are required.

- 1) Set the EBIN_Index scratch variable to a value between 0 and 39 to point to the target EBIN. The address of the EBIN_Index variable is given in Table 28.
- 2) Issue the Shadow Bin to EBIN Transfer SPI command given in Table 30.

The legal range of EBIN_Index is [0:39]. If EBIN_Index is greater than 39, Warning 71 is issued to the host, and the command is not executed. This is to prevent the potential overwriting of important data in the EEPROM. It is necessary for the EEPROM to be unlocked prior to issuing the Shadow Bin to EBIN Transfer SPI command, otherwise the firmware will be unable to access the EEPROM.

 **IMPORTANT:** The number of writes and/or erase cycles to the EEPROM must be limited to no more than 1 million over the lifetime of the product. Host firmware must use the Shadow Bin to EBIN transfer command judiciously to avoid violating this limit. This command is normally only used for factory calibration purposes.

9.4.1.3. Shadow Bin to RBIN Transfer

The host uses the following sequence to transfer the shadow bin, RBIN[7], to a selected RBIN. A total of two SPI commands are required.

- 1) Set the RBIN_Index scratch variable to a value between 0 and 6 to point to the target RBIN. The address of the RBIN_Index variable is given in Table 28.
- 2) Issue the Shadow Bin to RBIN Transfer SPI command given in Table 30.

The firmware checks the range of RBIN_Index to confirm it is in the range of 0 to 6. If it is outside of this range, it is treated as if it is 0 so RBIN[0] is used as the source/destination bin. In this event, Warning 66 is issued to the host.

9.4.1.4. RBIN to Shadow Bin Transfer

The host uses the following sequence to transfer the selected RBIN to the shadow bin, RBIN[7]. A total of two SPI commands are required.

- 1) Set the RBIN_Index scratch variable to a value between 0 and 6 to point to the target RBIN. The address of the RBIN_Index variable is given in Table 28.
- 2) Issue the RBIN to Shadow Bin Transfer SPI command given in Table 30.

The firmware checks the range of RBIN_Index to confirm it is in the range of 0 to 6. If it is outside of this range, it is treated as if it is 0 so RBIN[0] is used as the source/destination bin. In this event, Warning 66 is issued to the host.

9.4.1.5. Host <-> RBIN Transfer

The RBINs can be written to or read by the host at any time just like any other scratch memory variable. The addresses of the RBINs are given in Table 28. During bootup, the firmware zeros out the entire scratch memory as one of its first steps during initialization. This means that the RBIN contents will be zeroed out. This is useful to know since not all 128 bytes are used. There is no reason to ever program an unused byte of a bin to a nonzero value, and there is no point having the host access unused bytes. Therefore, when the host reads or writes an RBIN, it only needs to issue the minimum number of SPI memory access message commands necessary.

9.4.1.6. RBIN to Analog Correction Engine Transfer

The host follows the following sequence to apply an RBIN to the analog correction engine (ACE). Only one SPI command is required. This is a special action command. It is the RBIN to Analog Transfer command contained in **Error! Reference source not found.** This command has the following format. The first byte of the four-byte message is 0x10 that indicates a special action command. The second byte encodes the type of command, the 3-bit Active_Bin_Index value, and a bit that is used to enable adaptation after loading of the bin into the ACE. The third and

fourth bytes are always 0x00 as with any other special action command. The format of the second byte is shown in Table 31.

Table 31: RBIN to ACE Transfer Command Encoding

Bits	Field
7:5	Value of 001 indicates this command
4	Enable adaptation after load into ACE
3	Reserved. Write 0
2:0	Active_Bin_Index

If bit 4 is 0, then adaptation is not enabled after loading of the bin contents into the ACE, otherwise adaptation is enabled. The 8 possible RBIN values from 0 to 7 are encoded in the Active_Bin_Index field. Here is an example: the host wishes to load RBIN[3] into the ACE, without enabling correction after the load. The host would issue the command 10 23 00 00. If the host wishes to load RBIN[7] into the ACE, enabling correction after the load, it would issue the command 10 37 00 00.

9.4.1.7. Analog Correction Engine to RBIN Transfer

The host uses the following sequence to transfer parameters from the analog correction engine (ACE) to an RBIN. Only one SPI command is required. This is a special action command. It is the Analog to RBIN Transfer command contained in Table 30. This command has the following format. The first byte of the four-byte message is 0x10, which indicates a special action command. The second byte encodes the type of command and the 3-bit Active_Bin_Index value. The third and fourth bytes are always 0x00 as with any other special action command. The format of the second byte is shown in

Table 32.

Table 32: ACE to RBIN Transfer Command Encoding

Bits	Field
7:4	Value of 0100 indicates this command
3	Reserved. Write 0
2:0	Active_Bin_Index

The 8 possible RBIN values from 0 to 7 are encoded in the Active_Bin_Index field. Here is an example: the host wishes to the ACE parameters into RBIN[3]. The host would issue the command 10 43 00 00.

9.4.2. Working with Narrowband Signals

9.4.2.1. Bandwidth Definitions

There are two types of signals considered: wideband and narrowband. As previously mentioned in this chapter, if the signal bandwidth is greater than or equal to 1.2MHz, it is defined as wideband, otherwise it is narrowband. The signal bandwidth for a single carrier is the 24dBc bandwidth illustrated in Figure 10. In typical use cases, narrowband carriers will occur in a group in which they are noncontiguous. Figure 16 shows an example carrier configuration consisting of three narrowband carriers. In this case, the bandwidth is defined as the frequency difference between the outermost (or boundary) carriers at frequencies f_1 and f_3 . Simply put, the firmware treats an aggregation of narrowband carriers as a single carrier. If the bandwidth defined as such is less than 1.2MHz, it is a narrowband signal, otherwise, it is wideband.




Figure 16: Multinarrowband Carrier Bandwidth Definition

With narrowband signals, the firmware can only be operated in Bin Switching mode. For wideband signals, the firmware can be operated either in 4.1.03.08 mode, or in Bin Switching mode. If in Bin Switching mode, after a reset, and subsequently, any time either of the boundary carriers change frequency, it is necessary for the host to provide information on the carrier configuration to the firmware. The mechanism to achieve this is the Change Spectral Parameters command. The host configures a set of six scratch RAM variables using the algorithm explained in Section 9.4.2.2. These values must then be written to the scratch memory and the Change Spectral Parameters SPI special action command issued to the firmware. The command causes the firmware to update the analog circuitry in the SC1894 to correspond to the current carrier configuration. A CSP parameter only needs to be updated if it changes.

A few examples are provided here. Assume a signal consisting of two 25kHz wide carriers at 850MHz and 850.2MHz. The firmware is in Bin Switching mode and adapting. Then the upper carrier changes frequency to 850.3MHz. The host must know in advance that the carrier configuration will change, and freeze adaptation before the carrier moves. The host then recomputes the six CSP parameters. Assume only four of the parameters change value. The host updates the values of the changed parameters and issues the Change Spectral Parameters command. The host can then reenable adaptation once the carrier configuration has changed. As a second example, assume the two carriers do not move, but a third carrier appears between these two carriers, at 850.1MHz for example. Since the signal bandwidth has not changed, nothing needs to be done. Finally, consider the case where a third carrier appears below the first carrier, at 849.8MHz for example. Since the lower boundary carrier frequency has changed, the host must freeze adaptation, recompute, and apply the CSP parameters, then reenable adaptation.

In the case that there is no adaptation, it is not strictly necessary to use the CSP parameters. It is recommended to compute and apply them following a reset, so the PMU values will be reasonably accurate. However, accurate knowledge of the spectral parameters is not required for linearization.

9.4.2.2. Computing Spectral Parameters

There are several constants that are used in the subsequent formulas. These constants are given in Table 33.

Table 33: CSP Computation Constant Parameters

Constant Parameter	Value
Param0	1200
Param1	6.25
Param2	100
Param3	800
Param4	1200
Param5	3.125
Param6	600
Param7	420
Param8	630
Param9	800
Param10	12.5
Param11	4100

There are two input variables to the CSP computation algorithm:

CarFreqMin: Minimum carrier frequency in MHz (e.g., 463.2)

CarFreqMax: Maximum carrier frequency in MHz (e.g., 463.5)

The output variables are given in Table 34.

Table 34: CSP Computation Output Parameters

Output Parameters	Type
CSP_Param0	UINT8
CSP_Param1	UINT16
CSP_Param2	UINT8
CSP_Param3	UINT8
CSP_Param4	UINT8
CSP_Param5	UINT8

There are some functions used in the formulas that are defined below:

$y = \text{round}(x)$: This is the rounding function. The round half-up convention is used so if x has a fractional part of 0.5, then round up to the next highest integer. In formal notation:

$$y = \left\lceil \frac{\lfloor 2x \rfloor}{2} \right\rceil$$

For example, if $x = 9.24$, $y = 9$. If $x = 9.49$, $y = 9$. If $x = 9.50$, $y = 10$. If $x = 9.51$, $y = 10$.

$y = \text{average}(x_1, x_2)$: This is the averaging or arithmetic mean function. In formal notation:

$$y = \frac{x_1 + x_2}{2}$$

$y = \max(x_1, x_2, \dots, x_n)$: This is the maximum function. y is the maximum of the input arguments.

$y = \min(x_1, x_2, \dots, x_n)$: This is the minimum function. y is the minimum of the input arguments.

&& is used to denote the logical or Boolean “AND” operation.

NarrowBandMode is the state of the Narrow Band Mode Enable customer configuration parameter. It is either zero or nonzero. If zero, it is considered FALSE. Otherwise, it is TRUE.

The logic for computing the output variables from the input parameters is shown here:

$S_b = \text{CarFreqMax} - \text{CarFreqMin}$

if(NarrowBandMode == TRUE)

$\text{CSP_Param1} = \text{round}(2 * (\text{average}(\text{CarFreqMin}, \text{CarFreqMax}) - \text{Param6}/1000))$

else if($S_b * 1000 < \text{Param3}$)

$\text{CSP_Param1} = \text{round}(2 * (\text{average}(\text{CarFreqMin}, \text{CarFreqMax}) - \text{Param0}/1000))$

else

$\text{CSP_Param1} = \text{round}(2 * (\text{average}(\text{CarFreqMin}, \text{CarFreqMax})))$

end

```

if(NarrowBandMode == TRUE)
    Ar = Param5
    CSP_Param0 = 3
else if (Sb < Param4/1000)
    Ar = Param1
    CSP_Param0 = 7
else if (Sb < Param11/1000)
    Ar = Param10
    CSP_Param0 = 13
else if (CSP_Param1 ≥ Param9)
    Ar = Param2
    CSP_Param0 = Ar
else if (CSP_Param1 < Param7)
    Ar = CSP_Param1/4
    CSP_Param0 = round(Ar)
else if (CSP_Param1 < Param8)
    Ar = CSP_Param1/6
    CSP_Param0 = round(Ar)
else
    Ar = CSP_Param1/8
    CSP_Param0 = round(Ar)
end

```

Fr = Ar/256

```

Var0 = 128 – round((CarFreqMax – CSP_Param1/2)/Fr)
Var1 = 128 + round((CarFreqMax – CSP_Param1/2)/Fr)
Var2 = 128 – round((CarFreqMin – CSP_Param1/2)/Fr)
Var3 = 128 + round((CarFreqMin – CSP_Param1/2)/Fr)

```

CSP_Param5 = max(Var0, Var1, Var2, Var3)

CSP_Param2 = min(Var0, Var1, Var2, Var3)

```

if(128 – max(Var0,Var2) < 15)
    CSP_Param3 = 128
else if((Var0 > CSP_Param2) && (Var0 ≤ 128))
    CSP_Param3 = Var0
else if((Var1 > CSP_Param2) && (Var1 ≤ 128))
    CSP_Param3 = Var1
else if((Var2 > CSP_Param2) && (Var2 ≤ 128))
    CSP_Param3 = Var2
else if((Var3 > CSP_Param2) && (Var3 ≤ 128))
    CSP_Param3 = Var3
else
    CSP_Param3 = CSP_Param2

```

```

if(128 – max(Var0,Var2) < 15)
    CSP_Param4 = 128
else if((Var0 < CSP_Param5) && (Var0 ≥ 128))
    CSP_Param4 = Var0
else if((Var1 < CSP_Param5) && (Var1 ≥ 128))
    CSP_Param4 = Var1
else if((Var2 < CSP_Param5) && (Var2 ≥ 128))
    CSP_Param4 = Var2
else if((Var3 < CSP_Param5) && (Var3 ≥ 128))
    CSP_Param4 = Var3
else
    CSP_Param4 = CSP_Param5

```


Here are some examples that can be used to check the implementation:

- 1) CarFreqMin = 476.4 MHz, CarFreqMax = 476.5 MHz

NarrowBandMode = FALSE

$$S_b = 476.5 - 476.4 = 0.1$$

$$S_b * 1000 = 100 < 800 \text{ so}$$

$$\text{CSP_Param1} = \text{round}(2 * (476.45 - 1200/1000)) = 951$$

$$S_b < 1200/1000 = 1.2 \text{ so}$$

$$A_r = 6.25$$

$$\text{CSP_Param0} = 7$$

$$F_r = 6.25/256 = 24.414 \times 10^{-3}$$

$$\text{Var0} = 128 - \text{round}((476.5 - 951/2)/0.02441) = 128 - \text{round}(40.96) = 87$$

$$\text{Var1} = 128 + \text{round}((476.5 - 951/2)/0.02441) = 128 + \text{round}(40.96) = 169$$

$$\text{Var2} = 128 - \text{round}((476.4 - 951/2)/0.02441) = 128 - \text{round}(36.86) = 91$$

$$\text{Var3} = 128 + \text{round}((476.4 - 951/2)/0.02441) = 128 + \text{round}(36.86) = 165$$

$$\text{CSP_Param5} = \max(87, 169, 91, 165) = 169$$

$$\text{CSP_Param2} = \min(87, 169, 91, 165) = 87$$

$$(91 > 87) \ \&\& \ (91 \leq 128) \text{ so } \text{CSP_Param3} = \text{Var2} = 91$$

$$(165 < 169) \ \&\& \ (165 \geq 128) \text{ so } \text{CSP_Param4} = \text{Var3} = 165$$

- 2) CarFreqMin = 850.6 MHz, CarFreqMax = 852.0 MHz

NarrowBandMode = FALSE

$$S_b = 852.0 - 850.6 = 1.4$$

$$S_b * 1000 = 1400 \geq 800 \text{ so}$$

$$\text{CSP_Param1} = \text{round}(2 * (851.3)) = 1703$$

$$S_b \geq 1200/1000 = 1.2 \ \&\& \ S_b < 4100/1000 = 4.1 \text{ so}$$

$$A_r = 12.5$$

$$\text{CSP_Param0} = 13$$

$$F_r = 12.5/256 = 48.828 \times 10^{-3}$$

$\text{Var0} = 128 - \text{round}((852.0 - 1703/2)/0.04883) = 128 - \text{round}(10.24) = 118$
 $\text{Var1} = 128 + \text{round}((852.0 - 1703/2)/0.04883) = 128 + \text{round}(10.24) = 138$
 $\text{Var2} = 128 - \text{round}((850.6 - 1703/2)/0.04883) = 128 - \text{round}(-18.43) = 146$
 $\text{Var3} = 128 + \text{round}((850.6 - 1703/2)/0.04883) = 128 + \text{round}(-18.43) = 110$
 $\text{CSP_Param5} = \max(118, 138, 146, 110) = 146$
 $\text{CSP_Param2} = \min(118, 138, 146, 110) = 110$
 $128 - 146 < 15$ so $\text{CSP_Param3} = 128$
 $128 - 146 < 15$ so $\text{CSP_Param4} = 128$

- 3) CarFreqMin = 1500 MHz, CarFreqMax = 1520 MHz
NarrowBandMode = FALSE

$\text{Sb} = 1520 - 1500 = 20$
 $\text{Sb} * 1000 = 20000 \geq 800$ so
 $\text{CSP_Param1} = \text{round}(2 * (1510)) = 3020$
 $\text{Sb} \geq 1200/1000 = 1.2$ && $\text{Sb} \geq 4100/1000 = 4.1$ && $\text{CSP_Param1} \geq 800$ so
 $\text{Ar} = 100$
 $\text{CSP_Param0} = 100$
 $\text{Fr} = 100/256 = 390.625 \times 10^{-3}$
 $\text{Var0} = 128 - \text{round}((1520 - 3020/2)/0.39063) = 128 - \text{round}(25.6) = 102$
 $\text{Var1} = 128 + \text{round}((1520 - 3020/2)/0.39063) = 128 + \text{round}(25.6) = 154$
 $\text{Var2} = 128 - \text{round}((1500 - 3020/2)/0.39063) = 128 - \text{round}(-25.6) = 154$
 $\text{Var3} = 128 + \text{round}((1500 - 3020/2)/0.39063) = 128 + \text{round}(-25.6) = 102$
 $\text{CSP_Param5} = \max(102, 154, 154, 102) = 154$
 $\text{CSP_Param2} = \min(102, 154, 154, 102) = 102$

 $128 - 154 < 15$ so $\text{CSP_Param3} = 128$
 $128 - 154 < 15$ so $\text{CSP_Param4} = 128$

- 4) CarFreqMin = 170 MHz, CarFreqMax = 175 MHz
NarrowBandMode = FALSE

$\text{Sb} = 175 - 170 = 5$

$$S_b * 1000 = 5000 \geq 800 \text{ so}$$

$$\text{CSP_Param1} = \text{round}(2 * (172.5)) = 345$$

$$S_b \geq 1200/1000 = 1.2 \ \&\& \ S_b \geq 4100/1000 = 4.1 \ \&\& \ \text{CSP_Param1} < 420 \text{ so}$$

$$A_r = \text{CSP_Param1}/4 = 345/4 = 86.25$$

$$\text{CSP_Param0} = \text{round}(86.25) = 86$$

$$F_r = 86.25/256 = 336.914 \times 10^{-3}$$

$$\text{Var0} = 128 - \text{round}((175 - 345/2)/0.33691) = 128 - \text{round}(7.42) = 121$$

$$\text{Var1} = 128 + \text{round}((175 - 345/2)/0.33691) = 128 + \text{round}(7.42) = 135$$

$$\text{Var2} = 128 - \text{round}((170 - 345/2)/0.33691) = 128 - \text{round}(-7.42) = 135$$

$$\text{Var3} = 128 + \text{round}((170 - 345/2)/0.33691) = 128 + \text{round}(-7.42) = 121$$

$$\text{CSP_Param5} = \max(121, 135, 135, 121) = 135$$

$$\text{CSP_Param2} = \min(121, 135, 135, 121) = 121$$

$$128 - 135 < 15 \text{ so } \text{CSP_Param3} = 128$$

$$128 - 135 < 15 \text{ } \text{CSP_Param4} = 128$$

5) CarFreqMin = 230 MHz, CarFreqMax = 230.3 MHz

NarrowBandMode = FALSE

$$S_b = 230.3 - 230 = 0.3$$

$$S_b * 1000 = 300 < 800 \text{ so}$$

$$\text{CSP_Param1} = \text{round}(2 * (230.15 - 1200/1000)) = 458$$

$$S_b < 1200/1000 = 1.2 \text{ so}$$

$$A_r = 6.25$$

$$\text{CSP_Param0} = 7$$

$$F_r = 6.25/256 = 24.414 \times 10^{-3}$$

$$\text{Var0} = 128 - \text{round}((230.3 - 458/2)/0.02441) = 128 - \text{round}(53.25) = 75$$

$$\text{Var1} = 128 + \text{round}((230.3 - 458/2)/0.02441) = 128 + \text{round}(53.25) = 181$$

$$\text{Var2} = 128 - \text{round}((230 - 458/2)/0.02441) = 128 - \text{round}(40.96) = 87$$

$$\text{Var3} = 128 + \text{round}((230 - 458/2)/0.02441) = 128 + \text{round}(40.96) = 169$$

$$\text{CSP_Param5} = \max(75, 181, 87, 169) = 181$$

$$\text{CSP_Param2} = \min(75, 181, 87, 169) = 75$$

$$(87 > 75) \ \&\& \ (87 \leq 128) \text{ so } \text{CSP_Param3} = 87$$

$$(169 < 181) \ \&\& \ (169 \geq 128) \text{ so } \text{CSP_Param4} = 169$$

6) CarFreqMin = 230 MHz, CarFreqMax = 233 MHz

NarrowBandMode = FALSE

$$S_b = 233 - 230 = 3.0$$

$$S_b * 1000 = 1400 \geq 800 \text{ so}$$

$$\text{CSP_Param1} = \text{round}(2 * (231.5)) = 463$$

$$S_b \geq 1200/1000 = 1.2 \ \&\& \ S_b < 4.1 \text{ so}$$

$$A_r = \text{Param10} = 12.5$$

$$\text{CSP_Param0} = 13$$

$$F_r = 12.5/256 = 48.828 \times 10^{-3}$$

$$\text{Var0} = 128 - \text{round}((233 - 463/2)/0.04883) = 128 - \text{round}(30.72) = 97$$

$$\text{Var1} = 128 + \text{round}((233 - 463/2)/0.04883) = 128 + \text{round}(30.72) = 159$$

$$\text{Var2} = 128 - \text{round}((230 - 463/2)/0.04883) = 128 - \text{round}(-30.72) = 159$$

$$\text{Var3} = 128 + \text{round}((230 - 463/2)/0.04883) = 128 + \text{round}(-30.72) = 97$$

$$\text{CSP_Param5} = \max(97, 159, 159, 97) = 159$$

$$\text{CSP_Param2} = \min(97, 159, 159, 97) = 97$$

$$128 - 159 < 15 \text{ so } \text{CSP_Param3} = 128$$

$$128 - 159 < 15 \text{ so } \text{CSP_Param4} = 128$$

7) CarFreqMin = 179.9875 MHz, CarFreqMax = 180.0125 MHz

NarrowBandMode = TRUE

$$S_b = 180.0125 - 179.9875 = 0.025$$

Narrowband == TRUE so

$$\text{CSP_Param1} = \text{round}(2 * (180.0 - 600/1000)) = 359$$

$$Ar = \text{Param5} = 3.125$$

$$\text{CSP_Param0} = 3$$

$$Fr = 3.125/256 = 12.207 \times 10^{-3}$$

$$\text{Var0} = 128 - \text{round}((180.0125 - 359/2)/0.012207) = 128 - \text{round}(41.98) = 86$$

$$\text{Var1} = 128 + \text{round}((180.0125 - 359/2)/0.012207) = 128 + \text{round}(41.98) = 170$$

$$\text{Var2} = 128 - \text{round}((179.9875 - 359/2)/0.012207) = 128 - \text{round}(39.94) = 88$$

$$\text{Var3} = 128 + \text{round}((179.9875 - 359/2)/0.012207) = 128 + \text{round}(39.94) = 168$$

$$\text{CSP_Param5} = \max(86, 170, 88, 168) = 170$$

$$\text{CSP_Param2} = \min(86, 170, 88, 168) = 86$$

$$(88 > 86) \ \&\& \ (88 \leq 128) \ \text{so} \ \text{CSP_Param3} = 88$$

$$(168 < 170) \ \&\& \ (168 \geq 128) \ \text{so} \ \text{CSP_Param4} = 168$$

9.5. EEPROM Mapping and Customer Configuration Parameters

Table 35 shows the overall EEPROM memory map.

Table 35: EEPROM Memory Map

EEPROM Addressed (Hex)	Description
0000-DFFF	Firmware segment. Download firmware starting at address 0x0000 Note: Firmware image size will be smaller. IMPORTANT: Do not write in the range: (end of firmware):0xDFFF
E000-F3FF	EBIN Section. Up to 40 EBINs, numbered EBIN[0:39] Table 36 shows the EBIN EEPROM Mapping
E000-F77F	Reserved.
F780-F7FF	ATE Calibration Parameters.
F800-FBFF	Reserved.
FC00-FFFF	Customer configuration parameters.

Table 36: EBIN Mapping

EEPROM Address (Hex)	Description
E000-E07F	EBIN[0]
E080-E08F	EBIN[1]
...	...
F300-F37F	EBIN[38]
F380-F3FF	EBIN[39]

Table 37: ACCP Parameters for Narrowband Firmware

EEPROM @ (Hex)	Size	Variable Name	Description
FDB5	UINT8	Enable Calibration	Enable full firmware self-calibration during bootup. 0 = Disable > 0: Enable
FDB6	UINT8	Bin Switching Mode Disable	Disable bin switching mode functionality. 0 = Enable, >0: Disable (4.1.03.08 behavior)
FDB9	UINT8	Narrowband Mode Enable	Enable narrowband mode. 0 = Disable, >0: Enable

9.5.1.1. Enable Calibration Config Parameter

When Enable Calibration = 0, if the SC1894 is reset, the firmware skips over some of the self-calibration routines (e.g., frequency scan). If nonzero, then the SC1894 goes through its entire self-calibration as it normally does for FW4.1.03.08. If it is known that the signal bandwidth is < 1.2MHz, then this parameter must be set to 0.

9.5.1.2. Bin Switching Mode Disable Config Parameter

There is a new mode added to the firmware: Bin Switching Mode. This is configured through an advanced customer configuration parameter (ACCP), Bin Switching Mode Disable. The sense of the parameter is that of a disable. That is, with a value of 0, the Bin Switching mode is enabled. Write a nonzero value to the parameter to disable Bin Switching mode.

If Bin Switching Mode Disable has a nonzero value, then the firmware behaves the same as the 4.1.03.08 firmware (although certain functionality is removed). This means it will not work with signals below 1.2MHz bandwidth. It will, however, provide improved correction performance down to an RF frequency of 135MHz compared to 4.1.03.08 firmware. If Bin Switching Mode Disable = 0, then the firmware operates in Bin Switching mode and behaves as described in Section 9.2.2.

9.5.1.2.1. Use of Enable Calibration and Bin Switching Mode Disable Config Parameters

To summarize, the 4.5.01.00 firmware can be operated in one of two modes: FW4.1.03.08 mode or Bin Switching mode, with or without adaptation. To operate in FW4.1.03.08 mode, set both the Enable Calibration and Bin Switching Mode Disable parameters to 0. To operate in Bin Switching mode, set both parameters to nonzero values. FW4.1.03.08 mode is used during EBIN calibration at the factory. It can also be used if one simply wants 4.1.03.08 behavior with wideband signals, but improved performance in the VHF band down to 135MHz.

9.5.1.3. Narrowband Mode Enable Config Parameter

Some improved linearization performance can be obtained when adapting with narrowband signals in the range 25kHz to 300kHz by using the Narrowband Mode Enable ACCP. If Narrowband Mode Enable = 0, the narrowband mode is disabled. If the parameter has a nonzero value, the narrowband mode is enabled. If adaptation in Bin Switching mode with signals in this bandwidth range does not provide satisfactory correction levels, it is recommended to try with Narrowband Mode enabled to see if it improves the correction performance. **This mode should not be used with signals having bandwidth higher than 300kHz.**

9.6. Detailed Procedure for EBIN Calibration

The factory calibration of EBINs is similar to the Smooth Mode calibration procedure described in Section 8. A calibration signal, having certain characteristics, is applied to the PA, the firmware, operating in FW4.1.03.08 mode is given time to converge to TRACK state. **It is important that the firmware be in Optimized Mode during the calibration.** Then the host issues a command to the firmware to copy the contents of the ACE to the shadow bin, and then from the shadow bin to the specified EBIN. The detailed step-by-step procedure is described in this section.

9.6.1. Calibration Signal

There are several considerations for the optimal calibration signal, for example, PA output power, signal bandwidth, and carrier center frequency. For PA output power, the average PA output power with the calibration signal applied must be at least as high as the average PA output power with the field operation signal applied. **If applying an EBIN obtained with a particular PA average output power, the correction performance will be poor if the PA is operating at a higher average power than was used during the calibration of that particular EBIN.** **It is possible to** calibrate multiple EBINs over the dimension of PA output power and apply the EBIN with the closest corresponding power, providing the EBIN average power is at least as high as the average power with the current field operation signal.

Another consideration is signal bandwidth. In general, wider bandwidth signals excite memory effects in the PA that may not be present with narrow bandwidth signals. It is recommended to use a calibration signal with a bandwidth at least as wide as the field operation signal. The calibration signal cannot have a bandwidth less than 1.2MHz since calibration is done in FW4.1.03.08 mode. If the field operation signals are always narrowband, calibrate with a 2MHz calibration signal. Note that calibration takes about 8 times longer to get to TRACK with a calibration signal having a bandwidth less than 4MHz. To save time during calibration, it may be worth trying calibration with a 5MHz wide signal, to see if it gives acceptable performance. One can calibrate multiple EBINs over the dimension of signal bandwidth and apply the EBIN with the closest corresponding bandwidth.

Carrier center frequency is another possible dimension for calibration. If calibration is performed at a certain carrier center frequency (i.e., the midpoint between the outermost carriers in a multinarrowband carrier configuration), then a field operation signal is applied where the carrier center frequency is different, the correction performance will degrade the more the carrier

center frequencies differ. The amount of degradation is PA dependent. Experiment to find how many EBINs are required to cover the possible frequency range with acceptable correction performance.

Finally, temperature is another dimension over which to calibrate EBINs. The range of temperature over which a particular set of coefficients give acceptable performance is PA dependent and can be determined through experimentation.

9.6.2. EBIN Calibration Procedure

Follow the sequence below:

1. Apply the calibration signal, and conditions in terms of PA output power, temperature, etc.
2. Operate the SPI Bus at up to 4MHz.
3. LOADENB (pin 60) needs to be set HIGH ("1"). Host is now directly communicating with the embedded EEPROM. See Ref [7] for detailed instructions.
4. UNLOCK EEPROM. See section 4.2 for detailed instructions.
5. Make sure EEPROM is UNLOCKED by Reading STATUS register.
6. Set Enable Calibration ACCP = 1 (or any other nonzero value).
7. Set Bin Switching Mode Disable ACCP = 1 (or any other nonzero value).
8. Compute the new checksum for the Customer Configuration Parameter Zone and write the new value.
9. LOADENB (pin 60) needs to be set LOW (0).
10. Reset the SC1894 by toggling the RESETN line.
11. Wait until firmware status reaches TRACK state or longer until ACLR/IMD is acceptable.
12. Freeze adaptation by setting Adapt Freeze scratch variable to 1 (or other nonzero value).
13. Issue Analog to RBIN Transfer SPI special action command with the destination RBIN being the shadow bin (RBIN[7]). See Table 30 for details.
14. Set EBIN_Index scratch variable to desired index value.
15. Issue Shadow Bin to EBIN Transfer SPI special action command. See Table 30 for details.
16. If there is another EBIN to be calibrated, change the conditions (i.e., redo Step 1), then repeat Steps 10 through 15. Repeat Step 16 as often as required for the number of EBINs to be calibrated.
17. LOADENB (pin 60) needs to be set HIGH (1).
18. LOCK EEPROM to disable writes to the EEPROM. See section 4.2 for detailed instructions.
19. LOADENB (pin 60) needs to be set low (0).
20. Reset the SC1894 by toggling the RESETN line.
21. Calibration of EBINs is complete.

9.7. Functionality Not Supported

Certain features described elsewhere in this document have been removed in the narrowband firmware. The removed features are documented in the section.

9.7.1. Spectral Emission Mask (SEM) Reporting

The Spectral Emission Mask (SEM) reporting debug feature described in Section 7.3.1 is not supported. The Power Spectral Density (PSD) reporting debug feature is still available.

9.7.2. Wideband Optimization

The wideband optimization techniques described in Section 4.1.3 and 4.1.4 are not available. The only Customer Configuration parameter described in those sections that is still available for use is the Guard Band parameter.

10. Example Code

10.1. Set Frequency Range Example Code

```
function [Err] =SetFrequencyRange_Example_Code(FreqRange)
% Frequency Range 01: 225-260 MHz, 02: 260-520 MHz, 03: 225-960 MHz
%    04: 520-1040 MHz, 05: 1040-2080 MHz, 06: 698-2700MHz
%    07: 1800-2700 MHz, 08: 2700-3500 MHz, 09: 3300-3800MHz
% Error (out): =1 if an error occurs; =0 if OK
Err=0;
rfpal_eeepromWriteStatus (0); % Set LOADENB High and Unlock the EEPROM

%Read all 1024 bytes of the customer Configuration Parameters with one read
%instruction
customerConfigParameters = rfpal_eeepromRead(hex2dec('FC00'),1024);

switch FreqRange
case (1)
    customerConfigParameters(5)= 01; % Frequency Range 01: 225MHz-260MHz
    Freq_Scan_min = 225;    % Default Min Frequency is 225MHz
    Freq_Scan_max = 260;    % Default Max Frequency is 260MHz
case (2)
    customerConfigParameters(5)= 02; % Frequency Range 02: 260MHz-520MHz
    Freq_Scan_min = 260;    % Default Min Frequency is 260MHz
    Freq_Scan_max = 500;    % Default Max Frequency is 520MHz
case (3)
    customerConfigParameters(5)= 03; % Stched Frequency Range 03: 225MHz-960MHz
    Freq_Scan_min = 225;    % Default Min Frequency is 225MHz
    Freq_Scan_max = 960;    % Default Max Frequency is 960MHz
case (4)
    customerConfigParameters(5)= 04; %Frequency Range 04: 520MHz-1040MHz
    Freq_Scan_min= 520;    % Default Min Frequency is 520MHz
    Freq_Scan_max= 1000;    % Default Max Frequency is 1040MHz
case (5)
    customerConfigParameters(5)= 05; % Frequency Range 05: 1040MHz-2080MHz
    Freq_Scan_min= 1040;    % Default Min Frequency is 1040MHz
    Freq_Scan_max= 2000;    % Default Max Frequency is 2080MHz
case (6)
    customerConfigParameters(5)= 06; % Stched Frequency Range 06: 698MHz-2700MHz
    Freq_Scan_min= 698;    % Default Min Frequency is 700MHz
    Freq_Scan_max= 2700;    % Default Max Frequency is 2700MHz
case (7)
    customerConfigParameters(5)= 07; %Frequency Range 07: 1800MHz-2700MHz
    Freq_Scan_min= 1800;    % Default Min Frequency is 1800MHz
    Freq_Scan_max= 2700;    % Default Max Frequency is 270 MHz
case (8)
    customerConfigParameters(5)= 08; %Frequency Range 08: 2700MHz-3500MHz
    Freq_Scan_min= 2700;    % Default Min Frequency is 2700MHz
    Freq_Scan_max= 3500;    % Default Max Frequency is 3500MHz
```

```

case (9)
    customerConfigParameters(5)= 09; %Frequency Range 09: 3300MHz-3800MHz
    Freq_Scan_min= 3300;    % Default Min Frequency is 3300MHz
    Freq_Scan_max= 3800;    % Default Max Frequency is 3800MHz
otherwise
    Err=1;
end

if (Err==0)
    customerConfigParameters(2)= floor (2*Freq_Scan_min/256); %2xMin Freq Scan MSB
    %2xMin Freq Scan LSB
    customerConfigParameters(1)= 2*Freq_Scan_min-256*floor (2*Freq_Scan_min/256);
    customerConfigParameters(4)= floor (2*Freq_Scan_max/256); %2xMax Freq Scan MSB
    %2xMax Freq Scan LSB
    customerConfigParameters(3)= 2*Freq_Scan_max-256*floor (2*Freq_Scan_max/256);

    %Computing New Checksum
    checksum = double(0);
    for i=1:1023
        checksum = double(checksum + double(customerConfigParameters(i)));
    end
    %Compute the New Checksum: Modulo256 of all bytes added from FC00 to FFFE
    customerConfigParameters(1024) = uint8(mod(checksum,256));

    fprintf(1, 'Storing Customer Configuration Parameters to 64K EEPROM\n');
    % rfpal_eepromWrite will divide customerConfigParameters into 64-bytes pages
    % and write 64-byte with one write instruction
    rfpal_eepromWrite(h,hex2dec('FC00'),customerConfigParameters(1:64));
    rfpal_eepromWrite(h,hex2dec('FC40'),customerConfigParameters(65:128));
    rfpal_eepromWrite(h,hex2dec('FC80'),customerConfigParameters(129:192));
    rfpal_eepromWrite(h,hex2dec('FCC0'),customerConfigParameters(193:256));
    rfpal_eepromWrite(h,hex2dec('FD00'),customerConfigParameters(257:320));
    rfpal_eepromWrite(h,hex2dec('FD40'),customerConfigParameters(321:384));
    rfpal_eepromWrite(h,hex2dec('FD80'),customerConfigParameters(385:448));
    rfpal_eepromWrite(h,hex2dec('FDC0'),customerConfigParameters(449:512));
    rfpal_eepromWrite(h,hex2dec('FE00'),customerConfigParameters(513:576));
    rfpal_eepromWrite(h,hex2dec('FE40'),customerConfigParameters(577:640));
    rfpal_eepromWrite(h,hex2dec('FE80'),customerConfigParameters(641:704));
    rfpal_eepromWrite(h,hex2dec('FEC0'),customerConfigParameters(705:768));
    rfpal_eepromWrite(h,hex2dec('FF00'),customerConfigParameters(769:832));
    rfpal_eepromWrite(h,hex2dec('FF40'),customerConfigParameters(833:896));
    rfpal_eepromWrite(h,hex2dec('FF80'),customerConfigParameters(897:960));
    rfpal_eepromWrite(h,hex2dec('FFC0'),customerConfigParameters(961:1024));
    rfpal_eepromWriteStatus (3); % Lock the EEPROM
    rfpal_hardReset; % % Reset and Set LOADENB LOW
end
end %End of the function

```

10.2. Get SPI Message Parameters Example Code

```
function Get_SPI_Message_Parameters_Example_code()
%Read Firmware Version
FWVer = rfpal_msgCmdRead(hex2dec('03'), 0); %8-bit FW Version in Hexadecimal format
FWBuildMSB= rfpal_msgCmdRead(hex2dec('04'), 0); %8-bit FW Build MSB in Decimal format
FWBuildLSB= rfpal_msgCmdRead(hex2dec('0A'), 0); %8-bit FW Build LSB in Decimal format
fprintf( 'Firmware %1X %2d %2d \n',FWVer,FWBuildMSB,FWBuildLSB);
% Get 8-bit Output status
OutputStatus= rfpal_msgCmdRead(hex2dec('32'), 0);
if (OutputStatus==0)
    fprintf('Output Status: RFOUT OFF\n'); % RFOUT Disabled
else
    fprintf('Output Status: RFOUT ON\n'); % RFOUT ON
end
%Get 8-bit Output Mode
OutputMode= rfpal_msgCmdRead(hex2dec('08'), 0);
if (OutputMode==0)
    fprintf('Output Mode: RFOUT Disabled\n');
else
    fprintf('Output Mode: FW Control\n');
end
%Get 16-bit Center Frequency
Center_frequency=rfpal_msgCmdRead(hex2dec('1A'), 1)/2;%2xCenter Frequency(MHz)
fprintf( 'Center_frequency %4d MHz\n',Center_frequency);
%Get 16-bit Signal Bandwidth
Bandwidth=rfpal_msgCmdRead(hex2dec('18'), 1)/2; %2xBandwidth(MHz)
fprintf( 'Bandwidth %2d MHz\n',Bandwidth);
%Get 16-bit Frequency Range
Frequency_Range=rfpal_msgCmdRead(hex2dec('10'), 0);
fprintf( 'Frequency_Range %2d\n',Frequency_Range);

%Get 16-bit Min Frequency Scan
MinFrequencyScan=rfpal_msgCmdRead(hex2dec('11'), 1)/2;%2xMinFrequencyScan(MHz)
fprintf( 'MinFrequencyScan %4d MHz\n',MinFrequencyScan);
%Get 16-bit Max Frequency Scan
MaxFrequencyScan=rfpal_msgCmdRead(hex2dec('13'), 1)/2;%2xMaxFrequencyScan(MHz)
fprintf( 'MaxFrequencyScan %4d MHz\n',MaxFrequencyScan);
%Get 8-bit Duty Cycled Feedback Mode
DCF_Mode= rfpal_msgCmdRead(hex2dec('17'), 0);
if (DCF_Mode==0)
    fprintf('Duty Cycled Feedback OFF\n');
else
    fprintf('Duty Cycled Feedback ON\n');
end
% Read and compute Average Coefficient
Norm_Factor= rfpal_msgCmdRead(hex2dec('33'), 0);
UnNorm_Coeff = double(rfpal_msgCmdRead(hex2dec('34'), 1));
```

```

Average_Coefficient = UnNorm_Coeff/Norm_Factor;
fprintf('Average_Coefficient %4d \n',Average_Coefficient);
%Get 8-bit Status
status = rfpal_msgCmdRead(hex2dec('05'), 0);
state = bitand(status,hex2dec('3F')); %Overall Status
warning = bitand(status,hex2dec('40')); %Warning Status
error = bitand(status,hex2dec('80')); %Error Status
if (state == 0)
    fprintf( 'INIT\n');
elseif (state== 1)
    fprintf( 'FSA\n');
elseif (state == 3)
    fprintf( 'TRACK\n');
elseif (state== 6)
    fprintf('CAL\n');
elseif (state== 9)
    fprintf('PDET\n');
else
    fprintf('No Valid State\n');
end
if (error~=0) % There is an error
    error_code=rfpal_msgCmdRead(hex2dec('06'), 0);%Get 8-bit Error Code
    fprintf('Error %d \n',error_code);
end
if (warning~=0) % There is a warning
    warning_code=rfpal_msgCmdRead(hex2dec('07'), 0); %Get 8-bit Warning Code
    fprintf('Warning %d \n',warning_code);
    clear_warning;
end
end %End of function

```

10.3. SC1894 Clear Max PWR Cal Parameters Example Code (Optimized)

This routine is used to clear from Smooth optimization mode to Optimized performance mode.

```
function SC1894clearMaxPWRCalParameters (h, freqSelect)
% Parameters:
% h (in): RFPAL object
% freqSelect (in): Frequency select (Optional parameter):
% if = 0, then "A" frequency and both "A" and "B" max power cal parameters are cleared.
% if ? 1, then "B" frequency and only "B" max power cal parameters are cleared.
% if not specified, then default value is 0.
if(nargin < 2)
    freqSelect = 0;
end
rfpal_eeepromWriteStatus (h,0); % Set TESTSEL0 High and Unlock the EEPROM
pause(1); % allow RFPAL enough time after reset to start message interface
if (freqSelect == 0)
    rfpal_msgSa(h,hex2dec('F3')); % Clear MaxPWRCalParameters A and B
else
    % Set Frequency B to Optimize Mode. Doesn't clear all the parameters.
    % Set B
    rfpal_msgSa(h,hex2dec('F4'));
end
pause(0.1); % allow firmware time to initially set flag
clearOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC3'),0);
while (clearOngoingFlg~=0)%Wait for clear ongoing flag to become zero
    clearOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC3'),0);
end
rfpal_eeepromWriteStatus (h,3); % Lock the EEPROM
```

10.4. SC1894 Set Max PWR Cal Parameters (Smooth Mode Calibration)

```
function [cal_err] = SC1894SetMaxPWRCalParameters(h, freqSelect)
% Parameters:
% cal_error (out): =1 if an error occur; =0 if calibration was OK
% h (in): RFPAL object
% freqSelect (in): Optional parameter, Frequency select:
% If = 0, then "A" frequency and "A" max power cal parameters are stored
% If ? 1, then "B" frequency and "B" max power cal parameters are stored
% If not specified, then default value is 0.
% optional arguments
if(nargin < 2)
```

```

    freqSelect = 0;
end
fprintf(1, ''Clear the MaxPWRCalParameters''\n');
SC1894clearMaxPWRCalParameters(h, freqSelect); % IT IS IMPORTANT TO
FIRST Clear the MaxPWRCalParameters
rfpal_hardReset(h); % Reset and Set TESTSEL0 LOW
cal_err=0;
pause(1); % allow RFPAL enough time after reset to start message
interface
rfpal_eepromWriteStatus (h,0); % Set TESTSEL0 High and Unlock the
EEPROM
if (freqSelect == 0) % A frequency
    rfpal_msgSa(h,hex2dec('F5')); % Write MaxPWRCalParameters A
else % B frequency
    rfpal_msgSa(h,hex2dec('F6')); % Write MaxPWRCalParameters B
end
pause(0.1); % allow firmware time to initially set flag
if (freqSelect == 0) % A frequency
    calAOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC4'),0);
    while (calAOngoingFlg~=0)%Wait for cal A ongoing flag to become zero
        calAOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC4'),0);
    end
else % B frequency
    calBOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC6'),0);
    while (calBOngoingFlg~=0)%Wait for cal B ongoing flag to become zero
        calBOngoingFlg = rfpal_msgCmdRead(h,hex2dec('DC6'),0);
    end
end
rfpal_eepromWriteStatus (h,3); % Lock the EEPROM
rfpal_hardReset(h); % % Reset and Set TESTSEL0 LOW
end

```

10.5. Read Cost Example Code

```
function [cal_err Average_CostFunction] = Read_Cost_Function_Example_Code()

% Parameters:
% cal_error (out): =1 if an error occur; =0 if calibration was OK

cal_err=0;
iteration=30; %Recommended value for more accurate measurement.
Average_CostFunction=0; %Initialize to zero.
% Check status
status = rfpal_msgCmdRead(hex2dec('05'), 0);

for i=1:iteration
    TimeOut=30;
    while ((status~=3) && (status<128) && (TimeOut>0)) % Wait for TRACK and make sure there is no Error
        and no Time Out
        pause(5) % Wait 5s
        status = rfpal_msgCmdRead(hex2dec('05'), 0); % Check status
        fprintf(1, 'Not in TRACK yet, please wait\n');
        TimeOut=TimeOut-1;
    end
    if (status>127)
        fprintf(1, 'Chip Error. Make sure the EEPROM is not corrupted. Check the checksum\n');
        cal_err=1; % If a Chip error is reported, this needs to be fixed first.
        % Check the customer Configuration Parameters checksum was computed correctly.
    elseif (TimeOut==0)
        cal_err=1; % Increase TimeOut or check that system is working correctly
    else
        %Freeze adaptation
        rfpal_msgCmdWrite(hex2dec('23'),0);
        %Reading byte 2 @ 0x213 of cost function
        Cost_function_bytes = double(rfpal_msgCmdRead(hex2dec('20D'), 1));
        if (Cost_function_bytes>hex2dec('7FFF')) % If Negative Value
            Cost_function_Vector(i)= - double(bitxor(Cost_function_bytes- 1,hex2dec('FFFF')));
        else % Positive Value
            Cost_function_Vector(i)= Cost_function_bytes;
        end
    end
end
```



```

Average_CostFunction= double(Average_CostFunction + Cost_function_Vector(i));
%Un-freeze adaptation
rfpal_msgCmdWrite(hex2dec('23'),1);
pause(0.2); %Add some delay between measurements.
end
end
% Compute Average Value
Average_CostFunction = double(Average_CostFunction/iteration);
%Following is for debug purpose only
min_cost=min(Cost_function_Vector)
max_cost=max(Cost_function_Vector)
Delta = max_cost - min_cost
End

```

10.6. Read PMU CCDF Example Code

```
function [RFIN RFFB]= SC1894_Read_PMU_CCDF(h, DutyCycle)

% Parameters:

% h (in): RFPAL object. Internal Parameter

% Duty Cycle (Percent value) it is possible, but less accurate, to store

% this value in EEPROM parameter PMUDutyCycleFactor and remove the Duty cycle factor % in this function.
% So it is recommended to take the duty cycle factor into account % % in the host software.

% PMU RFIN and RFFB Reference Offset are EEPROM parameters and are applied to the

% values reported by the firmware

% Function for SC1894 FW>4.1

% RFIN and RFFB include all the PMU and CCDF values reported in the PMU

% tab of the GUI

if nargin<2
    DutyCycle=100; %100%
end

CCDF_Per_format = 2^13;

% To convert Scratch dBN format to dBm values needs

% 1. To multiply by 3/1024 due to value format 6.10 signed

% 2. Take into account the waveform Duty Cycle: -10*log10(DutyCycle/100)

% Read RFFI_PMU Signed 6.10 signed Value from Internal Memory through the message protocol
RFIN_PMU_bytes = double(rfpal_msgCmdRead(h, hex2dec('247'), 1)); %Address 0x247 = 583
% RFIN RMS Power (dBm/40ms) over a 40ms measurement window. Updated every 300ms
RFIN.RMS = 3.01*Read16B_signed_Scratch(RFIN_PMU_bytes)/1024-10*log10(DutyCycle/100);
RFFB_PMU_bytes = double(rfpal_msgCmdRead(h, hex2dec('245'), 1)); %Address 0x245 = 581
% RFFB RMS Power (dBm/40ms) over a 40ms measurement window. Updated every 300ms
RFFB.RMS= 3.01*Read16B_signed_Scratch(RFFB_PMU_bytes)/1024-10*log10(DutyCycle/100);
% RFIN Highest 10ns average values over the 40ms average window.
% Updated every 300ms
RFIN_PeakPower=rfpal_msgCmdRead(h, hex2dec('FB7'), 1);
RFIN.PeakPower_10ns = 3.01*Read16B_signed_Scratch(RFIN_PeakPower)/1024-10*log10(DutyCycle/100);
% RFFB Highest 10ns average values over the 40ms average window.
% Updated every 300ms
RFFB_PeakPower=rfpal_msgCmdRead(h, hex2dec('FB9'), 1);
RFFB.PeakPower_10ns = 3.01*Read16B_signed_Scratch(RFFB_PeakPower)/1024-10*log10(DutyCycle/100);
% RFIN Highest 40µs average values over the 40ms average window.
% Updated every 300ms
```

```

RFIN_MAX_RMS = rfpal_msgCmdRead(h, hex2dec('4B'), 1);
RFIN.MAX_RMS = 3.01*Read16B_signed_Scratch(RFIN_MAX_RMS)/1024-10*log10(DutyCycle/100);
% RFFB Highest 40µs average values over the 40ms average window.
% Updated every 300ms
RFFB_MAX_RMS=rfpal_msgCmdRead(h, hex2dec('47'), 1);
RFFB.MAX_RMS = 3.01*Read16B_signed_Scratch(RFFB_MAX_RMS)/1024-10*log10(DutyCycle/100);
% RFIN Lowest 40µs average values over the 40ms average window.
% Updated every 300ms
RFIN_MIN_RMS = rfpal_msgCmdRead(h, hex2dec('4D'), 1);
RFIN.MIN_RMS = 3.01*Read16B_signed_Scratch(RFIN_MIN_RMS)/1024-10*log10(DutyCycle/100);
% RFFB Lowest 40µs average values over the 40ms average window.
% Updated every 300ms
RFFB_MIN_RMS=rfpal_msgCmdRead(h, hex2dec('49'), 1);
RFFB.MIN_RMS = 3.01*Read16B_signed_Scratch(RFFB_MIN_RMS)/1024-10*log10(DutyCycle/100);
% Peak PAR (dB) = Peak Power (dBm/10ns) - RMS Power (dBm/40ms).
% Computed by Host.
RFIN.Peak_PAR = RFIN.PeakPower_10ns - RFIN.RMS;
RFFB.Peak_PAR = RFFB.PeakPower_10ns - RFFB.RMS;

%==== RFIN CCDF Parameters =====
% CCDF(dB) is the threshold(dB) for RFPAL to find the percentage of samples
% which its power level is above RMS Power (dBm/40ms) + CCDF(dB)
% Automatic mode will set CCDF1(dB)= ~Peak_PAR(dB)-0.25dB,
% CCDF2(dB)=~Peak_PAR(dB)-1dB and CCDF3(dB)= ~Peak_PAR(dB)-2dB.
RFIN_CCDF1_dB = rfpal_msgCmdRead(h, hex2dec('51'), 1);
RFIN_CCDF1_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF1_dB)/1024;

RFIN_CCDF2_dB = rfpal_msgCmdRead(h, hex2dec('53'), 1);
RFIN_CCDF2_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF2_dB)/1024;

RFIN_CCDF3_dB = rfpal_msgCmdRead(h, hex2dec('55'), 1);
RFIN_CCDF3_dB = 3.01*Read16B_signed_Scratch(RFIN_CCDF3_dB)/1024;

% Percentage value read from scratch
RFIN_CCDF1_Per = rfpal_msgCmdRead(h, hex2dec('45'), 1);
RFIN_CCDF2_Per = rfpal_msgCmdRead(h, hex2dec('61'), 1);
RFIN_CCDF3_Per = rfpal_msgCmdRead(h, hex2dec('57'), 1);

```

```

% Percentage display on GUI. Need to adjust format from scratch values
% CCDF(%)percentage of samples which its power level is
% above RMS Power(dBm/40ms) + CCDF(dB). Updated every 300ms
RFIN.CCDF1_Per = double(RFIN_CCDF1_Per)/CCDF_Per_format;
RFIN.CCDF2_Per = double(RFIN_CCDF2_Per)/CCDF_Per_format;
RFIN.CCDF3_Per = double(RFIN_CCDF3_Per)/CCDF_Per_format;

%===== RFFB CCDF Parameters =====
% CCDF(dB) is the threshold(dB) for RFPAL to find the percentage of samples
% which its power level is above RMS Power (dBm/40ms) + CCDF(dB)
% Automatic mode will set CCDF1(dB)= ~Peak_PAR(dB)-0.25dB,
% CCDF2(dB)=~Peak_PAR(dB)-1dB and CCDF3(dB)= ~Peak_PAR(dB)-2dB.
RFFB_CCDF1_dB=rfpal_msgCmdRead(h, hex2dec('2E'), 1);
RFFB.CCDF1_dB = 3.01*Read16B_signed_Scratch(RFFB_CCDF1_dB)/1024;

RFFB_CCDF2_dB=rfpal_msgCmdRead(h, hex2dec('4F'), 1);
RFFB.CCDF2_dB = 3.01*Read16B_signed_Scratch(RFFB_CCDF2_dB)/1024;

RFFB_CCDF3_dB=rfpal_msgCmdRead(h, hex2dec('5F'), 1);
RFFB.CCDF3_dB = 3.01*Read16B_signed_Scratch(RFFB_CCDF3_dB)/1024;

% Percentage value read
RFFB_CCDF1_Per = rfpal_msgCmdRead(h, hex2dec('59'), 1);
RFFB_CCDF2_Per = rfpal_msgCmdRead(h, hex2dec('5B'), 1);
RFFB_CCDF3_Per = rfpal_msgCmdRead(h, hex2dec('5D'), 1);

% Percentage display on GUI. Need to adjust format from scratch values
% CCDF(%)percentage of samples which its power level is
% above RMS Power(dBm/40ms) + CCDF(dB). Updated every 300ms
RFFB.CCDF1_Per = double(RFFB_CCDF1_Per)/CCDF_Per_format;
RFFB.CCDF2_Per = double(RFFB_CCDF2_Per)/CCDF_Per_format;
RFFB.CCDF3_Per = double(RFFB_CCDF3_Per)/CCDF_Per_format;

```

10.7. Set CCDF Mode Example Code

```
function [Err] = SC1894_Set_CCDF_Mode(h, CCDF_Mode)

% CCDF_Mode 0= Automatic; 1= Manual Mode

% CCDF Mode: 0= Automatic or 1=Manual.

% Automatic mode will set CCDF1_dB= Peak_PAR_dB-0.25dB, CCDF2_dB= Peak_PAR(dB)-1dB and CCDF3_dB=
Peak_PAR(dB)-2dB.

% After selecting Manual mode, these thresholds need to be adjusted as needed after each reset

Current_CCDF_Mode = rfpal_eepromRead(h, hex2dec('FD3B'), 1);


RFIN_CCDF1_dB = 8.3;
RFIN_CCDF2_dB = 8.1;
RFIN_CCDF3_dB = 8;
RFFB_CCDF1_dB = 8.2;
RFFB_CCDF2_dB = 8.1;
RFFB_CCDF3_dB = 8;


if (Current_CCDF_Mode ~= CCDF_Mode)

    CustomerConfigParameters = rfpal_eepromRead(h, hex2dec('FC00'), 1024);
    CustomerConfigParameters(316)= CCDF_Mode;
    checksum = double(0);
    for i=1:1023
        checksum = double(checksum + double(CustomerConfigParameters(i)));
    end
    CustomerConfigParameters(1024) = uint8(mod(checksum,256));
    rfpal_eepromWriteStatus (h,0); % Set TESTSEL0 High and Unlock the EEPROM
    rfpal_eepromWrite(h,hex2dec('FD3B'),CustomerConfigParameters(316));
    rfpal_eepromWrite(h,hex2dec('FFFF'),CustomerConfigParameters(1024));
    rfpal_eepromWriteStatus (h,3); % Lock the EEPROM
    rfpal_hardReset(h); % Reset and Set TESTSEL0 LOW
end


if (CCDF_Mode==1) %Only Needed for Manual Mode
    % Need to adjust Format to write to Scratch
    RFIN_CCDF1_dBN = double(1024*RFIN_CCDF1_dB/3.01);
    RFIN_CCDF2_dBN = double(1024*RFIN_CCDF2_dB/3.01);
    RFIN_CCDF3_dBN = double(1024*RFIN_CCDF3_dB/3.01);
    % Need to adjust Format to write to Scratch
```

```

RFFB_CCDF1_dBN = double(1024*RFFB_CCDF1_dB/3.01);
RFFB_CCDF2_dBN = double(1024*RFFB_CCDF2_dB/3.01);
RFFB_CCDF3_dBN = double(1024*RFFB_CCDF3_dB/3.01);
% Write to Scratch RFIN CCDF Threshold
rfpal_msgCmdWrite(h, hex2dec('51'), RFIN_CCDF1_dBN, 1);
rfpal_msgCmdWrite(h, hex2dec('53'), RFIN_CCDF2_dBN, 1);
rfpal_msgCmdWrite(h, hex2dec('55'), RFIN_CCDF3_dBN, 1);
% Write to Scratch RFFB CCDF Threshold
rfpal_msgCmdWrite(h, hex2dec('2E'), RFFB_CCDF1_dBN, 1);
rfpal_msgCmdWrite(h, hex2dec('4F'), RFFB_CCDF2_dBN, 1);
rfpal_msgCmdWrite(h, hex2dec('5F'), RFFB_CCDF3_dBN, 1);
end

```

10.8. Get RFIN and RFFB PSD Example Code

```

function [psd_point]= SC1894_Get_PSD(h, PSD_select, FreqSpan)
% Parameters:
% h (in): RFPAL object
% PSD_select: 1 for RFFB PSD capture and 2 for RFIN PSD capture
% FreqSpan: Frequency Span in MHz for PSD measurement.
% 0 or 1 = 100MHz (Default)
% 2 = 50MHz
% 3 = 25MHz
% 4 = 12.5MHz
% 5 ? 6.25MHz
if nargin<2
    PSD_select=1; %Get RFFB PSD
    FreqSpan=0; % For 100MHz Span
elseif nargin <3
    FreqSpan=0; % For 100MHz Span
end
psd_point = zeros(1,256);
if (PSD_select>2)
    PSD_select=2; %Get RFIN PSD for value>2
end
%=====Optional=====
Center_frequency=rfpal_msgCmdRead(h, hex2dec('1A'), 1)/2;%2xCenter Frequency(MHz)

```

```

rfpal_msgCmdWrite(h, hex2dec('CEC'), 2*Center_frequency,1);
rfpal_msgCmdWrite(h, hex2dec('BC8'), FreqSpan,0); % If not set, use 100MHz (Default)
%=====End Optional=====
rfpal_msgCmdWrite(h, hex2dec('02C'), PSD_select,0);
PSD_ready=rfpal_msgCmdRead(h, hex2dec('02C'),0);
while (PSD_ready>0)
    PSD_ready=rfpal_msgCmdRead(h, hex2dec('02C'),0);
    pause(1)
end
rfpal_msgSa(h,hex2dec('CD')); %Set offset to enable Extend Scratch Readable Access
for psd_Index=1:256
    %PSD points need to be spectrally inverted
    psd_point_address = hex2dec('1340')-hex2dec('800')+(256-psd_Index)*2;
    psd_bytes = double(rfpal_msgCmdRead(h, psd_point_address, 1));
    psd_point(psd_Index) = 3.01*Read16B_signed_Scratch(psd_bytes)/1024;
end
rfpal_msgSa(h,hex2dec('CE')); %Remove offset to disable Extend Scratch Readable Access
if (PSD_select==1)
    figure(1);
else
    figure(2);
end
plot(psd_point,'r');
xlabel('PSD Bin Number')
ylabel('PSD Bin Power (dB)')
if (PSD_select==1)
    title('PSD of RFFB Signal')
else
    title('PSD of RFIN Signal')
end

```

10.9. Read EEPROM Customer Configuration Parameters

```
function [customerConfigParameters]= SC1894_Read_customerConfigParameters(h)

% Parameters:

% h (in): RFPAL object

% customerConfigParameters(out): EEPROM Customer Configuration Parameters


cfg = rfpal_eepromRead(h, hex2dec('FC00'), 1024)

%Frequency band information

customerConfigParameters.minFreq = (double(cfg(2))*256+double(cfg(1)))/2;
customerConfigParameters.maxFreq = (double(cfg(4))*256+double(cfg(3)))/2;
customerConfigParameters.band=cfg(5);

% Smooth Calibration for Frequency A

CAL1A =(double(cfg(29))*256+double(cfg(28)));
if (CAL1A>hex2dec('7FFF')) %Negative Value
    customerConfigParameters.CAL1A = - double(3.01*bitxor(CAL1A-1,hex2dec('FFFF'))/1024); %2s
    complement for negative values
else
    % Positive Value
    customerConfigParameters.CAL1A = double(3.01*CAL1A/1024);
end

customerConfigParameters.CAL2A_PDET_Index=cfg(30);
CAL3A=double(cfg(32))*256+double(cfg(31));
if (CAL3A>hex2dec('7FFF'))
    customerConfigParameters.CAL3A=-double((bitcmp(CAL3A)+1));
else
    customerConfigParameters.CAL3A=CAL3A;
end

customerConfigParameters.CAL4A_CorrVGA_Index=cfg(33);
customerConfigParameters.CAL5A_PDET_DC_DAC=cfg(34);
customerConfigParameters.CAL6A_Fine_PDET_Index=cfg(56);
customerConfigParameters.CAL7A_EDET_Index=cfg(57);
customerConfigParameters.CAL8A_CORR_Multi_DC_DAC=cfg(58:58+24);
CAL9A =(double(cfg(83))*256+double(cfg(82)));
if (CAL9A>hex2dec('7FFF')) %Negative Value
    customerConfigParameters.CAL9A = -double(3.01*bitxor(CAL9A-1,hex2dec('FFFF'))/1024); %2s
    complement for negative values
else
    % Positive Value
```



```

customerConfigParameters.CAL9A = double(3.01*CAL9A/1024);
end
customerConfigParameters.CAL10A_Freq = (double(cfg(85))*256+double(cfg(84)))/2;
customerConfigParameters.MaxPWRCalCoeffA = cfg(126:175);
customerConfigParameters.NotFirstMaxPwrCal = cfg(97+1);
% Smooth Calibration for Frequency B
CAL1B =(double(cfg(87))*256+double(cfg(86)));
if (CAL1B>hex2dec('7FFF')) % Negative Value
    customerConfigParameters.CAL1B_Power = - double(3.01*bitxor(CAL1B-1,hex2dec('FFFF'))/1024); %2s
    complement for negative values
else % Positive Value
    customerConfigParameters.CAL1B_Power = double(3.01*CAL1B/1024);
end
customerConfigParameters.CAL2B_PDET_Index=cfg(88);
CAL3B=double(cfg(90))*256+double(cfg(89));
if (CAL3B>hex2dec('7FFF'))
    customerConfigParameters.CAL3B=-double((bitcmp(CAL3B)+1));
else
    customerConfigParameters.CAL3B=CAL3B;
end
customerConfigParameters.CAL4B_CorrVGA_Index=cfg(91);
customerConfigParameters.CAL5B_PDET_DC_DAC=cfg(92);
customerConfigParameters.CAL6B_Fine_PDET_Index=cfg(100);
customerConfigParameters.CAL7B_EDET_Index=cfg(101);
customerConfigParameters.CAL8B_CORR_Multi_DC_DAC=cfg(102:102+24);
CAL9B =(double(cfg(94))*256+double(cfg(93)));
if (CAL9B>hex2dec('7FFF')) %Negative Value
    customerConfigParameters.CAL9B = - double(3.01*bitxor(CAL9B-1,hex2dec('FFFF'))/1024); %2s
    complement for negative values
else % Positive Value
    customerConfigParameters.CAL9B = double(3.01*CAL9B/1024);
end
customerConfigParameters.CAL10B_Freq = (double(cfg(96))*256+double(cfg(95)))/2;
customerConfigParameters.MaxPWRCalCoeffB = cfg(176:225);
if (cfg(37)==1)
    customerConfigParameters.PDET_Temp_Comp_Flag = 'DISABLED';

```

```

else
    customerConfigParameters.PDET_Temp_Comp_Flag = 'ENABLED';
end

% ATE Calibration Offset Zone Written
customerConfigParameters.ATE_CalibrationOffsetZoneWritten = cfg(436);

% Only Available for FW 4.1
if (h.fwNum > 401.0)
%===== Wideband Operation Parameters=====
    % Linearization Operation Mode
    customerConfigParameters.LinearizerOperationMode = cfg(351);
    % Customer Definable Guard Bin, if set to zero, use default value
    customerConfigParameters.CustomerGuardBinEeprom = cfg(99);
    % Parameters used for Wideband Mode
    customerConfigParameters.SemMeasBw_MHz = double(AdvConfParam(17))/2; %2xSEM Measurement
    Bandwidth in MHz
    customerConfigParameters.LowerSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(18)))/2;
    %2xLowerOffsetA in MHz from the Lower edge of the signal
    customerConfigParameters.UpperSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(242)))/2;
    %2xUpperOffsetA in MHz from the UpperLower edge of the signal
    customerConfigParameters.LowerSemFreqB_MHz = double(Read8B_signed_EEPROM(cfg(241)))/2;
    %2xLowerOffsetB in MHz from the Lower edge of the signal
    customerConfigParameters.UpperSemFreqB_MHz = double(Read8B_signed_EEPROM(cfg(243)))/2;
    %2xUpperOffsetB in MHz from the Lower edge of the signal
    % PMU & CCDF Parameters
    customerConfigParameters.RFFB_Reference_Offset =
    3.01*Read16B_signed_EEPROM(cfg(324),cfg(325))/1024;
    customerConfigParameters.RFIN_Reference_Offset =
    3.01*Read16B_signed_EEPROM(cfg(326),cfg(327))/1024;
    customerConfigParameters.CCDF_Mode = cfg(316);
    % SEM Parameters
    customerConfigParameters.SemMeasBw_MHz = double(cfg(17))/2; %2xSEM Measurement Bandwidth in
    MHz
    customerConfigParameters.LowerSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(18)))/2;
    %2xLowerOffsetA in MHz from the Lower edge of the signal
    customerConfigParameters.UpperSemFreqA_MHz = double(Read8B_signed_EEPROM(cfg(242)))/2;
    %2xUpperOffsetA in MHz from the UpperLower edge of the signal

```

```

customerConfigParameters.LowerSemFreqB_MHz = double(Read8B_signed_EEPROM(cfg(241)))/2;
%2xLowerOffsetB in MHz from the Lower edge of the signal

customerConfigParameters.UpperSemFreqB_MHz = double(Read8B_signed_EEPROM(cfg(243)))/2;
%2xUpperOffsetB in MHz from the Lower edge of the signal

customerConfigParameters.CustomerGuardBandEeprom = cfg(99);

% Customer Configuration Parameter Checksum

customerConfigParameters.checksum=cfg(1024);

end

```

10.10. Convert 16-bit Signed Values from EEPROM Example Code

```

function [Signed_16Bits_value]= Convert16B_signed_EEPROM(LSB, MSB)

%EEPROM is little Endian LSB MSB

Value= double(MSB)*256+double(LSB);

if (Value>hex2dec('7FFF'))

    Signed_16Bits_value=double(Value)-65536;

else

    Signed_16Bits_value=double(Value);

end

```

10.11. Convert 8-bit Signed Values from EEPROM Example Code

```

function [Signed_8Bits_value]= Read8B_signed_EEPROM(value)

if (value>hex2dec('7F'))

    Signed_8Bits_value=double(value)-256;

else

    Signed_8Bits_value=double(value);

end

```

10.12. Convert 16-bit Signed Values from Scratch Example Code

```

function [Signed_16Bits_value]= Convert16B_signed_Scratch(value)

%Scratch is big Endian

if (value>hex2dec('7FFF')) % Negative value

    Signed_16Bits_value=double(value)-65536;

else % Positive value

    Signed_16Bits_value=double(value);

end

```

©2021 by Maxim Integrated Products, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. MAXIM INTEGRATED PRODUCTS, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. MAXIM ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering or registered trademarks of Maxim Integrated Products, Inc. All other product or service names are the property of their respective owners.