

MicroConverter® Quick Reference Guide

INSTRUCTION SET

Arithmetic Operations		
	bytes	OSC cycles
ADD A,source	add source to A	1,2 12
ADD A,#data		2 12
ADDC A,source	add with carry	1,2 12
ADDC A,#data		2 12
SUBB A,source	subtract from A with borrow	1,2 12
SUBB A,#data		2 12
INC A		1 12
INC source	increment	1,2 12
INC DPTR *		1 24
DEC A	decrement	1 12
DEC source		1,2 12
MUL AB	multiply A by B	1 48
DIV AB	divide A by B	1 48
DA A	decimal adjust	1 12

Data Transfer Operations

	bytes	OSC cycles
MOV A,source		1,2 12
MOV A,#data		2 12
MOV dest,A	move source to destination	1,2 12
MOV dest,source		1,2,3 24
MOV dest,#data		2,3 12,24
MOV DPTR,#data16		3 24
MOVC A,@A+DPTR	move from code memory	1 24
MOVC A,@A+PC		1 24
MOVX A,@Ri		1 24
MOVX A,@DPTR	move to/from data memory	1 24
MOVX @Ri,A		1 24
MOVX @DPTR,A		1 24
PUSH direct	push onto stack	2 24
POP direct	pop from stack	2 24
XCH A,source	exchange bytes	1,2 12
XCHD A,@Ri	exchg low digits	1 12

Program Branching

	bytes	OSC cycles
ACALL addr11	call subroutine	2 24
LCALL addr16		3 24
RET	return from sub.	1 24
RETI	return from int.	1 24
AJMP addr11		2 24
LJMP addr16	jump	3 24
SJMP rel		2 24
JMP @A+DPTR		1 24
JZ rel	jump if A = 0	2 24
JNZ rel	jump if A not 0	2 24
CJNE A,direct,rel		3 24
CJNE A,#data,rel	compare and jump if not equal	3 24
CJNE Rn,data,rel		3 24
CJNE @Ri,#data,rel		3 24
DJNZ Rn,rel	decrement and jump if not zero	2 24
DJNZ direct,rel		3 24
NOP	no operation	1 12

ASSEMBLER DIRECTIVES

EQU	define symbol
DATA	define internal memory symbol
IDATA	define indirect addressing symbol
XDATA	define external memory symbol
BIT	define internal bit memory symbol
CODE	program memory symbol
DS	reserve bytes of data memory
DBIT	reserve bits of bit memory
DB	store byte values in program memory
BSEG	select bit addressable memory space
DW	store word values in program memory
ORG	set segment location counter
END	end of assembly source file
CSEG	select program memory space
XSEG	select external data memory space
DSEG	select internal data memory space
ISEG	select indirectly addressed internal data memory space

define symbol
internal memory symbol
indirect addressing symbol
external memory symbol
internal bit memory symbol
program memory symbol
bytes of data memory
bits of bit memory
store byte values in program memory

store word values in program memory
set segment location counter
assembly source file
select program memory space
select external data memory space
select internal data memory space
select indirectly addressed internal data memory space

PIN FUNCTIONS

Rn	register addressing using R0-R7
direct	8bit internal address (00h-FFh)
@Ri	indirect addressing using R0 or R1
source	any of [Rn, direct, @Ri]
dest	any of [Rn, direct, @Ri]
#data	8bit constant included in instruction
#data16	16bit constant included in instruction
bit	8bit direct address of bit
rel	signed 8bit offset
addr11	11bit address in current 2K page
addr16	16bit address

* INC DPTR increments the 24bit value DPP/DPH/DPL

Logical Operations

bytes OSC
cycles

ANL A,source		1,2 12
ANL A,#data	logical AND	2 12
ANL direct,A		2 12
ANL direct,#data		3 24
ORL A,source		1,2 12
ORL A,#data	logical OR	2 12
ORL direct,A		2 12
ORL direct,#data		3 24
XRL A,source		1,2 12
XRL A,#data	logical XOR	2 12
XRL direct,A		2 12
XRL direct,#data		3 24
CLR A	clear A to zero	1 12
CPL A	complement A	1 12
RL A	rotate A left	1 12
RLC A	...through C	1 12
RR A	rotate A right	1 12
RRC A	...through C	1 12
SWAP A	swap nibbles	1 12


bytes OSC
cycles

Boolean Variable Manipulation

bytes OSC
cycles

CLR C		1 12
CLR bit	clear bit to zero	2 12
SETB C	set bit to one	1 12
SETB bit		2 12
CPL C	complement bit	1 12
CPL bit		2 12
ANL C,bit	AND bit with C	2 24
ANL C,bit	...NOTbit with C	2 24
ORL C,bit	OR bit with C	2 24
ORL C,bit	...NOTbit with C	2 24
MOV C,bit	move bit to bit	2 12
MOV bit,C		2 24
JC rel	jump if C set	2 24
JNC rel	jmp if C not set	2 24
JNB bit,rel	jmp if bit set	3 24
JNC bit,rel	jmp if bit not set	3 24
JBC bit, rel	jmp&clear if set	3 24
NOP	no operation	1 12


PROGRAM MEMORY SPACE (read only)




INTERRUPT VECTOR ADDRESSES

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
RDY0/RDY1	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI	SPI Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

PRINTED IN U.S.A.




G02416-2.5-02/02 (A)




SFR DESCRIPTIONS

DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)



SFR MAP & RESET VALUES



ADCSTAT	ADC Status Register
RDY0	primary ADC ready flag
RDY1	auxiliary ADC ready flag
CAL	calibration flag
NOXREF	no external reference flag
ERR0	primary ADC error flag
ERR1	auxiliary ADC error flag
ADCMODE	ADC Mode Register
ADMODE.0	primary ADC enable bit
ADMODE.4	auxiliary ADC enable bit
ADMODE.5	analog input enable
ADMODE.1	[powerdown, idle, sgnl-conv, cont-conv, sgnl-self, zero-syscal, fs-syscal]
ADCCON	Primary ADC Control Register
ADCCON.7	(this bit must contain zero)
ADCCON.6	external reference select bit (0=internal ref)
ADCCON.5	channel selection bits:
ADCCON.4	[AIN1-AIN2,AIN3-AIN4,AIN2-AIN2,AIN3-AIN2]
ADCCON.3	4 input range select bit (0=bipolar)
ADCCON.2	range select bit
ADCCON.1	[±20mV, ±40mV, ±80mV, ±160mV, ±320mV, ±640mV, ±1.28V, ±2.56V]
ADCCON.0	
ADC1CON	Auxiliary ADC Control Register
ADC1CON.6	external reference select bit (0=internal ref)
ADC1CON.5	channel selection bits
ADC1CON.4	[AIN3, AIN4, TEMP, AINS]
ADC1CON.3	unipolar select bit (0 = bipolar)
SF	Sync Filter Register: $f_{ADC} = 0.096Hz \pm (3SF)$
OF0H,OF0M,OF0L	ADC0 offset coefficient
OF1H,OF1L	ADC1 offset coefficient
GN0H,GN0M,GN0L	ADC0 gain coefficient
GN1H,GN1L	ADC1 gain coefficient
ADC0H,ADC0M	ADC0 data
ADC1H,ADC1L	ADC1 data
ICON	Current Source Control Register
ICON.6	burnout current enable bit
ICON.5	ADC1 current correction bit (0=correction off)
ICON.4	ADC0 current correction bit (0=correction off)
ICON.3	12 pin select bit ([0]=pin4 [1]=pin3]
ICON.2	11 pin select bit ([0]=pin4 [1]=pin4)
ICON.1	12 enable bit (0=disable)
ICON.0	11 enable bit (0=disable)
DACCON	DAC Control register
DACCON.4	DAC pin select bit [0=pin3 + 1=pin12]
DACCON.3	ModeSelect (0=2bit, 1=8bit)
DACCON.2	RangeSelect (0=2.5V, 1=4.0V)
DACCON.1	Clear DAC (0=0V, 1=normal operation)
DACCON.0	PowerDown DAC (0=off, 1=on)
DACH,DACL	DAC data registers
PLLCON	PLL Control Register
PLLCON.7	oscillator powerdown control bit (0=normal)
PLLCON.6	PLL lock indicator flag (0=not of lock)
PLLCON.5	(this bit must contain zero)
PLLCON.4	EA detected status bit (reflects state of EA pin)
PLLCON.3	"fast interrupt" control bit (0=normal)
PLLCON.2	3-bit clock divide value, "CD" (default=3):
PLLCON.1	$f_{core} = 12.582,912Hz \times 2^{CD}$
PLLCON.0	
TIMECON	Time Interval Counter Control Register
TIMECON.6	24hour select bit (0=25hour)
TIMECON.5	interval timebase select bits
TIMECON.4	[128B sec, seconds, minutes, hours]
TIMECON.3	single timer interval control bit (0=reload/restart)
TIMECON.2	time interval interrupt bit, "TII"
TIMECON.1	interval enable bit (0=disable&clear)
TIMECON.0	time clock disable bit (0=enable)
INTVAL	TIC Interval Register
HTHSEC	TIC Elapsed 128th Second Register
SEC	TIC Elapsed Seconds Register
MIN	TIC Elapsed Minutes Register
HOUR	TIC Elapsed Hours Register
CHIPID	Chip ID Register (1x hex = AduC816)
ECON	Data Flash/EE command register
01h	READ page
02h	PROGRAM page
04h	ERASE page
05h	ERASE ALL page
06h	ERASE ALL (all others reserved)
EADR,H,EADR,L	Data Flash/EE address registers
EDATA1,EDATA2,EDATA3,EDADATA4	Data Flash/EE data registers
SPICON	SP1 Control register
ISPI	SP1 interrupt (set at end of SP1 transfer)
WCOL	write collision error flag
SPE	SP1 enable (0=DCON, 1=enable, 1=SPI enable)
MSPE	multiple slave select enable (resilive)
CPOL	clock polarity select (0=SCLK1 idles low)
CPHA	clock phase select (0=leading edge latched)
SPRI	SP1 bitrate select bits
SPRO	bitrate = $f_{CPU} / [2, 4, 8, 16]$
SPIDAT	SP1 Data register
DCON	D0 & D1 Control register
(enabled if SPE=1 see SPICON register above)	
D0	D0 output bit
D1EN	D1 output enable (0=disable)
D0	D0 output bit
D0EN	D0 output enable (0=enable)
WDCON	Watchdog Timer control register
PRE3	watchdog timer selection bits
PRE2	0000-0111 = timeout=[15.6, 31.2, 62.5, 125, 500ms]
PRE1	1000 = immediate reset
PRE0	all other codes = reserved
WDIR	watchdog direction response enable
WDS	watchdog status flag
WDE	watchdog enable
WDWR	watchdog write enable
PSMCN	Power Supply Monitor control register
PSMCN.6	DVDDC1 power (0=off)
PSMCN.5	AVDDC1 power (0=off)
PSMCN.4	PSMCN interrupt bit
PSMCN.3	DVDDC1 trip point select bits [4.63V, 3.08V, 2.93V, 2.63V]
PSMCN.2	AVDDC1 trip point select bits [4.63V, 3.08V, 2.93V, 2.63V]
PSMCN.0	PSMCN powerdown control (1=on / 0=off)
SP	Stack Pointer
IE	Interrupt Enable register #1
IE	enable interrupts (0=allow interrupts disabled)
EADC	enable RDY/RDY1 (ADC interrupt)
ET2	enable TFX2/TFX2 (Timer2 overflow interrupt)
ES	enable RUTI (serial port interrupt)
ET1	enable TFI1 (external interrupt)
EX1	enable TFI1 (external interrupt 1)
ET0	enable TFI0 (timer overflow interrupt)
EX0	enable IEO (external interrupt 0)
IEIP2	Interrupt Enable/Priority register #2
IEIP2.7	(not used)
IEIP2.6	priority of TII interrupt (timer interval)
IEIP2.5	priority of PSMC (power supply monitor)
IEIP2.4	priority of SMC (serial memory controller interface)
IEIP2.3	(this bit must contain zero)
IEIP2.2	enable TII interrupt (timer interval)
IEIP2.1	enable PSMC interrupt (power supply monitor)
IEIP2.0	enable ISPI interrupt (serial interface)
IP	Interrupt Priority register
IP.7	(not used)
IP.6	priority of DVIDY/DIVD1 (ADC interrupt)
IP.5	priority of PSMC (power supply monitor)
IP.4	priority of SMC (serial memory controller interface)
IP.3	(this bit must contain zero)
IP.2	enable TII interrupt (timer interval)
IP.1	enable PSMC interrupt (power supply monitor)
IP.0	enable ISPI interrupt (serial interface)
TMOD	Timer Mode register
TMOD.3/7	gate control bit (0=ignore INTx) (0=timer counter mode, 1=timer mode select bits)
TMOD.6	TMOD.0/4 [13bit, 16bit/T, Bbit/T,Creload, 2x8bitT] (upper nibble = Timer1, lower nibble = Timer0)
TCON	Timer Control register
TF1	Timer1 overflow flag
TF1	Timer1 run control (0=off, 1=run)
TF0	Timer0 overflow flag
TF0	Timer0 run control (0=off, 1=run)
TR0	Timer0 run control (0=off, 1=run)
IE1	external INT1 flag
IE1	1 type edge trigger, 1-edge trig
IE0	external INT0 flag
IE0	IE0 type (0-level trig, 1-edge trig)
TH0,TL0	Timer0 registers
TH1,TL1	Timer1 registers
T2CON	Timer2 Control register
TF2	overflow flag
TF2	trigger flag
TCR	receive clock enable (0=Timer1 used for RxD clk)
TCLK	transmit clock enable (0=Timer1 for TxD clk)
EXEN2	external enable (0=ignore T2EX, 1=cap/rld on T2EX)
TR2	run control (0=stop, 1=run)
CR2	timer/counter select (0=timer, 1=counter)
CA2	capture/reload select (0=reload, 1=capture)
TH2,TL2	Timer2 register
RCAP2H,RCAP2L	Timer2 Reload/Capture
P0	Port0 register
P1	Port1 register
P1.2-1.7	analog/digital pins (1=analog function, 0=digital input)
T2EX	timer/counter 2 capture/reload trigger (or digital I/O)
T2	timer/counter 2 external input (or digital I/O)
P2	Port2 register
P3	Port3 register
R0	external data memory read strobe
WT0	external data memory write strobe
TR1	timer/counter 1 external input
T1	timer/counter 0 external input
INT1	external interrupt 1
INT0	external interrupt 0
RD	serial port receive data line
RxD	serial port receive data line
SCON	Serial communications Control register
SM0	UART mode control bits baud rate:
SM1	0 - 8bit shift register - Fcore/12
SM1	1 - 8bit UART - Timer0OverflowRate/32(x2)
SM1	9 - 9bit UART - Fcore/64(x2)
SM1	11 - 10bit UART - Timer0OverflowRate/32(x2)
SM2	in modes 2-8, enables multiprocessor communication
REN	receive enable control bit
TB8	in modes 2-8, 9th bit transmitted
R8	in modes 2-8, 9th bit received
RB	transmit interrupt flag
RI	receive interrupt flag
SBUF	Serial port Buffer register
PCON	Power Control register
PCON.7	double baud rate control
PCON.6	enable serial interrupt (ISI) from power-down mode
PCON.5	enable interrupt 0 (INT0) from power-down mode
PCON.4	ALE general purpose flag (0=normal, 1=forces ALE high)
PCON.2	general purpose flag
PCON.1	power-down control bit (0=normal)
PCON.0	idle-mode control (0=normal)
PSW	Program Status Word
CY	carry flag
AC	auxiliary carry flag
F0	general purpose flag 0
RS1	register bank select control bits
RS0	register bank number = [0,1,2,3]
OV	overflow flag
F1	general purpose flag 1
P	part of ACC
DPP	Data Pointer Page
DPH,DPL (DPTR)	Data Pointer
ACC	Accumulator