

How to Model Statistical Tolerance Analysis for Complex Circuits Using LTspice

Steve Knudtsen, Field Applications Engineer

Abstract

LTspice[®] can be used to perform statistical tolerance analysis for complex circuits. This article will present techniques for tolerance analysis using Monte Carlo and Gaussian distributions and worst-case analysis within LTspice. To show the efficacy of the method, a voltage regulation example circuit is modeled in LTspice demonstrating Monte Carlo and Gaussian distribution techniques for the internal voltage reference and feedback resistors. The results of this simulation are compared to a worst-case analysis simulation. Included are four appendices. Appendix A provides insights on the distribution of trimmed voltage references. Appendix B provides an analysis of the Gaussian distribution in LTspice. Appendix C provides a graphical view of the Monte Carlo distribution as defined by LTspice. Appendix D provides instructions for editing LTspice schematics and extracting the simulated data.

This article illustrates statistical analysis that can be done with LTspice. This is not a review of 6-sigma design principles, the central limit theorem, or Monte Carlo sampling.

Tolerance Analysis

In system design, parametric tolerance constraints must be considered to ensure a successful design. A common approach uses worst-case analysis (WCA) where all parameters are adjusted to their maximum tolerance limit. In a worst-case analysis, the performance of the system is analyzed to determine if the worst-case result lies within the system design specification. There are limitations to the efficacy of WCA such as:

- WCA requires determining which parameters must be maximized or minimized for a true worst-case result.
- WCA results often violate design specification requirements, leading to expensive component selection to obtain acceptable results.
- WCA results statistically do not represent commonly observed results; to observe a system exhibiting WCA performance may require a very large number of assembled systems.

An alternate approach for system tolerance analysis is to use statistical tools for component tolerance analysis. The benefit of a statistical analysis is the resulting data has a distribution that reflects what should be commonly measured in physical systems. In this article, LTspice is used to simulate circuit performance with Monte Carlo and Gaussian distributions applied to parametric tolerance variation. This is compared to a WCA simulation.

Despite the noted issues with WCA, both worst-case and statistical analysis provide valuable insights to system design. For a very helpful tutorial on applying WCA using LTspice, please see "LTspice: Worst-Case Circuit Analysis with Minimal Simulations Runs" by Gabino Alonso and Joseph Spencer.

Monte Carlo Distribution

Figure 1 shows a voltage reference modeled in LTspice with a Monte Carlo distribution. The voltage source is nominally 1.25 V, and the tolerance is 1.5%. The Monte Carlo distribution defines 251 voltage states within the 1.5% tolerance range. Figure 2 shows the histogram of the 251 values with 50 bins. Table 1 illustrates the associated statistics of the distribution.



Figure 1. LTspice schematic for a voltage source with a Monte Carlo distribution.





Figure 2. Monte Carlo simulation results as a histogram of the 1.25 V reference, 50 bins, 251 points.

Table 1. Statistical Analysis of Monte CarloSimulation Results

	Result
Average	1.249933
Minimum	1.2313
Maximum	1.26874
Standard Deviation	0.010615
Error Positive	1.014992
Error Negative	0.98504

Gaussian Distribution

Figure 3 shows a voltage reference modeled in LTspice with a Gaussian distribution. The voltage source is nominally 1.25 V, and the tolerance is 1.5%. The Monte Carlo distribution defines 251 voltage states within the 1.5% tolerance range. Figure 4 shows the histogram of the 251 values with 50 bins. Table 2 illustrates the associated statistics of the distribution.



.function gc(nom,tol) (nom + nom*(gauss(tol/3)) .step param x 0 250 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Vref AVG V(Vref) FROM .3m TO .35m .param tol=0.015 ; +/-1.5% component tolerance .tran 500u

Figure 3. LTspice schematic for a voltage source with a 3-sigma Gaussian distribution.

Table 2. Statistical Analysis of Gaussian ReferenceSimulation Results

	Result
Minimum	1.22957
Maximum	1.26607
Average	1.25021
Standard Deviation	0.006215
Error Positive	1.012856
Error Negative	0.983656



1.25 V Reference with 3-Sigma Gaussian Distribution

Figure 4. 3-sigma Gaussian simulation results as a histogram of the 1.25 V reference, 50 bins, 251 points.

Gaussian distributions are normal distributions with a bell-shaped curve and the probability density shown in Figure 5.



The correlation between ideal and LTspice simulated Gaussian distributions is shown in Table 3.

Table 3. Statistical Distribution of 251-Point LTspiceSimulated Gaussian Distribution

	Simulated	Ideal
1-Sigma Spread	67.73%	68.27%
2-Sigma Spread	95.62%	95.45%
3-Sigma Spread	99.60%	99.73%

To summarize the above simulations, LTspice can be used to simulate a Gaussian or Monte Carlo tolerance distribution for a voltage source. This voltage source can be used to model a reference in a DC-to-DC converter. The LTspice Gaussian distribution simulation matches closely with the predicted probability density distribution.

Tolerance Analysis for DC-to-DC Converter Simulation

Figure 6 is an LTspice simulation schematic for a DC-to-DC converter using a voltage controlled voltage source to model closed-loop voltage feedback. The feedback resistors R2 and R3 are nominally 16.4 k Ω and 10 k Ω . The internal voltage reference is nominally 1.25 V. In this circuit, the nominal regulated voltage, V_{00T} , or setpoint is 3.3 V.



Figure 6. LTspice DC-to-DC converter simulation schematic.

To simulate the tolerance analysis of voltage regulation, feedback resistors R2 and R3 are defined with a tolerance of 1%, and the internal voltage reference is defined with a tolerance of 1.5%. Three methods for tolerance analysis will be presented in this section: statistical analysis using a Monte Carlo distribution, statistical analysis using a Gaussian distribution, and a worst-case analysis (WCA).

Figures 7 and 8 illustrate the schematic and voltage regulation histogram for a simulation using Monte Carlo distributions.



Figure 7. Schematic for tolerance analysis using Monte Carlo distribution.

Figures 9 and 10 illustrate the schematic and voltage regulation histogram for a simulation using Gaussian distributions.



.function gc(nom,tol) (nom + nom*(gauss(tol/3)) .step param x 0 250 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Resistance AVG V(Vout) FROM .3m TO .35m .param tol=0.01 ; +/-1% component tolerance .param tol2=0.015 .tran 500u

Figure 9. Schematic for tolerance analysis using Gaussian distribution.





Figure 8. Voltage regulation histogram using simulated Monte Carlo distribution.



Output Voltage Modeled with Gaussian Distribution ± 1% Resistors ± 1.5% Voltage Reference

Figure 10. Histogram for tolerance analysis using simulated Gaussian distribution.

Figures 11 and 12 illustrate the schematic and voltage regulation histogram for a simulation using WCA.



Figure 11. Schematic for tolerance analysis using simulated WCA.

Worst-Case Analysis (WCA)



Figure 12. Histogram for tolerance analysis using WCA.

Table 4 and Figure 13 compare the tolerance analysis results. In this example, WCA predicts the largest max deviation, and the simulation based on a Gaussian distribution predicts the smallest. This is illustrated in Figure 13 in a box and whisker plot—the solid box represents the 1-sigma limit, while the whisker represents the minimum and maximum values.

Table 4. Voltage Regulation Statistical Summary forThree Tolerance Analysis Methods

	WCA	Gaussian	Monte Carlo
Average	3.30013	3.29944	3.29844
Minimum	3.21051	3.24899	3.21955
Maximum	3.39153	3.35720	3.36922
Standard Deviation	0.04684	0.01931	0.03293
Error Positive	1.02774	1.01733	1.02098
Error Negative	0.97288	0.98454	0.97562





Figure 13. Box and whisker graphical comparison of regulated voltage distribution.

Summary

Using a simplified DC-to-DC converter model, three variables have been analyzed, two feedback resistors and the internal voltage reference were used to model voltage setpoint regulation. Using statistical analysis, the resulting voltage setpoint distribution is presented. The results are graphically plotted. This is compared to a worst-case calculation. The resulting data illustrates worst-case limits are statistically improbable.

Acknowledgements

Simulations were conducted in LTspice.

Graphs and plotting were conducted in Excel.

Thank you to several anonymous contributors within Analog Devices, and David Rick from Hach, for guidance and insights on this article.

Appendix A

Appendix A is an introduction to the statistical distribution of trimmed voltage references in integrated circuits.

Internal references are Gaussian before being trimmed and Monte Carlo after trimming. The trimming process is typically as follows:

- Measure pre-trim value. The distribution is typically Gaussian.
- Can this unit be trimmed? If not, discard the unit. This step is essentially cutting off the tails of the Gaussian distribution.
- Trim the value. This shifts the reference voltage as close as possible to the ideal; values that are furthest from the ideal are shifted the most. The trimming resolution is only so fine, however, so reference values that are close to the ideal are not shifted.
- Measure the post-trim value and lock it if it's OK.

The resulting distribution has some values unchanged from their original Gaussian distribution, while others are piled up as close as they can get to the ideal. The resulting histogram resembles a column with a dome on top as illustrated in Figure 14.



Figure 14. Graphical illustration of the post-trim distribution of voltage reference values.

While this looks more like a random distribution, it is not. If the product is postpackage trimmed, the distribution at room temperature will look like Figure 14. If the product is trimmed at wafer sort, assembly into a plastic package causes the above distribution to spread out again. The result is typically a skewed Gaussian.

Appendix B

Appendix B is a short review of the Gaussian distribution command provided in LTspice. There will be a review of sigma = 0.00333 and sigma = 0.002 distributions and some numerical comparisons between ideal and simulated Gaussian distributions. The intent of this appendix is to provide a graphical display and numerical analysis of the simulation results.

Figure 15 is a schematic for a 1001-point Gaussian distribution for the resistor R1.



.runction gc(nom,tol) (nom + nom*(gauss(tol/5)) .step param x 0 1000 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Resistance AVG V(Vout) FROM .3m TO .35m .tran 500u .param tol=0.01 ; +/-1% component tolerance

Figure 15. Schematic for a 5-sigma Gaussian distribution.

Of interest is the modification to the .function statement to define the Gaussian function with tol/5. This results in the standard deviation to be 0.002, or V_5 of the 1% tolerance. The histogram is plotted in Figure 16.



1001-Point Histogram Sigma 0 0.001948

Figure 16. Histogram of 1001-point, 5-sigma Gaussian distribution, 50 bins.

Table 5 shows the statistical analysis of the 1001-point simulation. Of interest is the standard deviation of 0.001948 compared to the expected 0.002.

Table 5. Statistics for Simulated 5-Sigma Distribution

	Result
Average	1.000049
Standard Deviation	0.001948
Minimum	0.99315
Maximum	1.00774
Median	1.00012
Mode	1.00024
Points within 1 Sigma	690 (68.9%)

Similar results are presented in Figure 17 and Table 6 for sigma = 0.00333 or λ_3 of the tolerance defined as 1%.

Table 6. Statistics for Simulated 3-SigmaGaussian Distribution

	Result
Average	1.000080747
Standard Deviation	0.003247278
Minimum	0.988583
Maximum	1.0129
Median	1.0002
Mode	1.00197
Points within 1 Sigma	690 (68.93%)



Figure 17. Histogram 1001-point 3-sigma Gaussian distribution, 50 bins.

Appendix C

Figure 18 through Figure 21, and Table 7 represent a schematic for a 1001-point Monte Carlo simulation.



.param tol=0.01 ; +/-1% component tolerance

.step param x 0 1000 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Resistance AVG V(Vout) FROM .3m TO .35m tran 500u

Figure 18. LTspice schematic for a simulated 1001-point Monte Carlo distribution.

Table 7. Statistical Analysis of the Simulated MonteCarlo Distribution Shown in Figure 18 Through Figure 21

	Result
Average	1.000014
Minimum	0.990017
Maximum	1.00999
Standard Deviation	0.005763
Median	1.00044
Mode	1.00605



1001-Point Monte Carlo Distribution 1% 1000 Bins

Figure 19. 1000-bin histogram of 1001-point Monte Carlo distribution

8



1001-Point Monte Carlo Distribution 1% 500 Bins

Figure 20. 500-bin histogram of 1001-point Monte Carlo distribution.





Figure 21. 50-bin histogram of 1001-point Monte Carlo distribution.

Appendix D

Appendix D reviews how to:

- Edit the LTspice schematic to enable the tolerance analysis and
- Use the .measure command and the SPICE Error Log.

Figure 22 is the schematic for the Monte Carlo tolerance analysis. The red arrow indicates the tolerance for the component is defined in the .param statement. The .param statement is a SPICE directive.



.step param tol=0.01; +/-1% component tolerance .step param x 0 100 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Resistance AVG V(Vout) FROM .3m TO .35m .tran 500u

Figure 22. Monte Carlo tolerance analysis in LTspice.

The resistance value of R1 can be edited by right-clicking on the component. This is shown in Figure 23.

🎔 Resistor - R1	×
Manufacturer: Part Number: Select Resistor	OK Cancel
Resistor Properties	
Resistance[Ω]:	{mc(1, tol)}
Tolerance[%]:	
Power Rating[W]:	

Figure 23. Editing the resistor value in LTspice.

Entering **{mc(1, tol)}** defines the resistance value to be nominally 1 with a Monte Carlo distribution defined by the parameter tol. The parameter tol is defined as a SPICE directive.

Entering the SPICE directive shown in Figure 22 can be done using the SPICE Directive tile on the control bar. This is illustrated in Figure 24.

ジ LTspice XVII - Gauss.asc	
Eile Edit Hjerarchy View Simulate Tools Window Help ▶☞■アネーヘヘヘス 窓口日発電素 5 時間構合圏とも甲マキ 3 文ひ 約つの 合同	Aa og
< Gauss.asc E Gauss.raw	SPICE Directive

Figure 24. Entering the SPICE directive in LTspice.

The .meas command has a very helpful GUI for entering the parameters of interest. This is shown in Figure 25. To access this GUI, enter the SPICE directive as a .meas command. Right click on the .meas command and the GUI will pop up.

	meas statements allow you to	script measureme	ents of wave	form data.	
		oonprinououronic		ionn data.	
	Applicable Analysis:	TRAN	~		
	Result Name:	Resistance			
	Genre:	AVG	~		
Measured Quantity:	V(Vout)				
Trig Condition					
FROM V .3m					
Targ Condition					
Targ Condition	n				
Targ Condition	n				
Targ Condition	n				
Targ Condition	n				
Targ Condition TO V 350	n				
Targ Condition TO V 354	n N/G <expr> FROM <val> TO <vi< td=""><td>1 ></td><td></td><td></td><td></td></vi<></val></expr>	1 >			
Targ Condition TO V 350	n WG <expr> FROM ≺val> TO ≺va</expr>	al>			
Targ Condition TO V.35r ntax : .MEAS TRAN <name> / eas TRAN Resistance AVG V</name>	n WG ≪expr> FROM ≪val> TO ≪vi Vout) FROM .3m TO .35m	1 >			
Targ Condition TO V 350 ntax : .MEAS TRAN <name> / eas TRAN Resistance AVG V</name>	n NG <expr> FROM <val> TO <va Vout) FROM .3m TO .35m</va </val></expr>	1 >			
Targ Condition TO / .35r	n VG <expr> FROM <val> TO <va Vout) FROM .3m TO .35m</va </val></expr>	4			

Figure 25. The GUI for entering parameters of interest.

The measured data is recorded in the SPICE Error Log. Figures 26 and 27 are two illustrations showing how to access the SPICE Error Log.



Figure 26. Accessing the LTspice Error Log.

This can also be accessed directly from the schematic by right-clicking on the schematic as shown in Figure 27.



.function wc(nom,tol) (nom + nom*(gauss(tol/3)) .step param x 0 100 1 ; a dummy parameter to cycle Monte Carlo Runs .meas TRAN Resistance AVG V(Vout) FROM .3m TO .35m .tran 500u .param tol=0.01 ; +/-1% component tolerance

Figure 27. Accessing the LTspice Error Log.

Opening the SPICE Error Log presents the measured values as shown in Figure 28. These can be copied and pasted into Excel for numerical and graphical analysis.

.step	x=98
.step	x=99
.step	x=100

Measurement:	resistance			
step	AVG (v (vout))	FROM	TO	
1	1.00176	0.0003	0.00035	
2	0.998249	0.0003	0.00035	
3	0.997971	0.0003	0.00035	
4	1.00857	0.0003	0.00035	
5	1.00254	0.0003	0.00035	
6	0.999038	0.0003	0.00035	
7	1.00184	0.0003	0.00035	
8	1.00241	0.0003	0.00035	
9	1.00087	0.0003	0.00035	
10	0.999213	0.0003	0.00035	
11	1.0004	0.0003	0.00035	
12	1.00618	0.0003	0.00035	
13	0.999188	0.0003	0.00035	
14	0.997552	0.0003	0.00035	
15	0.999222	0.0003	0.00035	
16	0.999179	0.0003	0.00035	
17	0.999904	0.0003	0.00035	
18	1.00087	0.0003	0.00035	
19	1.00831	0.0003	0.00035	
20	1.00369	0.0003	0.00035	
21	1.00534	0.0003	0.00035	
	•		•	•
90	1.00413	0.0003	0.00035	•
91	0.998375	0.0003	0.00035	
92	0.998442	0.0003	0.00035	
93	0.999651	0.0003	0.00035	
94	1.00447	0.0003	0.00035	
95	1.00005	0.0003	0.00035	
96	0.995931	0.0003	0.00035	
97	0.997911	0.0003	0.00035	
98	1.00513	0.0003	0.00035	
99	1.00174	0.0003	0.00035	
100	0.994406	0.0003	0.00035	
101	1.0037	0.0003	0.00035	

Date: Tue Jan 05 12:23:58 2021 Total elapsed time: 3.330 seconds.

tnom = 27 temp = 27 method = modified trap totiter = 2085 tranpoints = 1042 accept = 1042 rejected = 0 matrix size = 1 fillins = 0 Matrix Compiler1: off 0.0/[0.0]/0.0 Matrix Compiler2: off [0.0]/0.0/0.1

Figure 28. Illustration of SPICE Error Log with data from .meas command.

About the Author

Steve Knudtsen is a senior staff field applications engineer working for Analog Devices based in Colorado. He graduated from Colorado State University with a B.S.E.E. and has been with Linear Technology and Analog Devices since 2000. He can be reached at steve.knudtsen@analog.com.

Engage with the ADI technology experts in our online support community. Ask your tough design questions, browse FAQs, or join a conversation.



Visit ez.analog.com



For regional headquarters, sales, and distributors or to contact customer service and technical support, visit analog.com/contact.

Ask our ADI technology experts tough questions, browse FAQs, or join a conversation at the EngineerZone Online Support Community. Visit ez.analog.com. ©2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. VISIT ANALOG.COM

TA23007-8/21