

RELIABILITY REPORT
FOR
MAX9491ETP+

PLASTIC ENCAPSULATED DEVICES

January 14, 2010

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering



#### Conclusion

The MAX9491ETP+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

#### **Table of Contents**

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation
IIIPackaging Information	IVDie Information
Attachments	

### I. Device Description

#### A. General

The MAX9491 multipurpose clock generator is ideal for communication applications. It offers a factory-programmable PLL output that can be set to almost any frequency, ranging from 4MHz to 200MHz. The MAX9491 uses a one-time-programmable (OTP) ROM to program the PLL output. The MAX9491 also features an integrated voltage-controlled crystal oscillator (VCXO) that is tuned by a DC voltage. The VCXO output is used as the PLL input. The VCXO has a wide ±200ppm (typ) tuning range. The OTP on the MAX9491 is factory preset, based upon the customer request. Contact the factory for samples with preferred frequencies.

The device operates from a 3.3V supply and is specified over the -40°C to +85°C extended temperature range. The MAX9491 is available in 14-pin TSSOP and 20-pin TQFN (5mm x 5mm) packages.



#### II. Manufacturing Information

A. Description/Function: Factory-Programmable, Single PLL Clock Generator

B. Process: S4

C. Number of Device Transistors:

D. Fabrication Location: California, Texas or Japan

E. Assembly Location: Thailand F. Date of Initial Production: 4/3/2006

# III. Packaging Information

A. Package Type: 20-pin TQFN 5x5

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin D. Die Attach: Conductive Epoxy E. Bondwire: Au (1.0 mil dia.) F. Mold Material: Epoxy with silica filler G. Assembly Diagram: #05-9000-1659 H. Flammability Rating: Class UL94-V0 Level 1

I. Classification of Moisture Sensitivity per

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 47°C/W K. Single Layer Theta Jc: 1.7°C/W L. Multi Layer Theta Ja: 29°C/W M. Multi Layer Theta Jc: 1.7°C/W

#### IV. Die Information

A. Dimensions: 85 X 130 mils

B. Passivation:  $Si_3N_4/SiO_2$  (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al with Ti/TiN Barrier

D. Backside Metallization: None

E. Minimum Metal Width: Metal1 = 0.5 / Metal2 = 0.6 / Metal3 = 0.6 microns (as drawn) F. Minimum Metal Spacing: Metal1 = 0.45 / Metal2 = 0.5 / Metal3 = 0.6 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq. H. Isolation Dielectric: SiO<sub>2</sub> I. Die Separation Method: Wafer Saw



#### V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm</li>D. Sampling Plan: Mil-Std-105D

3. = 22.4 F.I.T. (60% confidence level @ 25°C)

# VI. Reliability Evaluation

# A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (  $\lambda$ ) is calculated as follows:

$$\lambda = \underbrace{\frac{1}{\text{MTTF}}}_{\text{F}} = \underbrace{\frac{1.83}{192 \times 4340 \times 48 \times 2}}_{\text{(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)}}_{\text{A} = 22.4 \times 10^{-9}}$$

The following failure rate represents data collected from Maxim"s reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the S4 Process results in a FIT Rate of 0.05 @ 25C and 0.83 @ 55C (0.8 eV, 60% UCL)

#### B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

## C. E.S.D. and Latch-Up Testing

The EC41 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500 V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250 mA.



# **Table 1**Reliability Evaluation Test Results

# MAX9491ETP+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test	(Note 1)				
	Ta = 135°C	DC Parameters	48	0	
	Biased	& functionality			
	Time = 192 hrs.				
Moisture Testing	(Note 2)				
HAST	Ta = 130°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 96hrs.				
Mechanical Stres	ss (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010	•			

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data