MAX923xxA Rev. A

RELIABILITY REPORT

FOR

MAX923xxA

PLASTIC ENCAPSULATED DEVICES

September 22, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

enter

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX923 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX923 dual micropower, low-voltage comparator features the lowest power consumption available. This comparator includes an internal 1.182V \pm 1% voltage reference, programmable hysteresis, and TTL/CMOS outputs that sink and source current.

Ideal for 3V or 5V single-supply applications, the MAX923 operates from a $\pm 1.25V$ to $\pm 5V$ dual supply, and its input voltage range swings from the negative supply rail to within 1.3V of the positive supply.

The MAX923's unique output stage continuously sources as much as 40mA. By eliminating power-supply glitches that commonly occur when comparators change logic states, the MAX923 minimizes parasitic feedback, which makes it easier to use.

The dual MAX923 provides a unique and simple method for adding hysterisis without feedback and complicated equations, simply by using the HYST pin and two resistors.

B. Absolute Maximum Ratings

ltem	<u>Rating</u>
V+ to V-, V+ to GND, GND to V-	-0.3V, +12V
Inputs	
Current, IN_+, IN, HYST	20mA
Voltage, IN_+, IN, HYST	(V+ + 0.3V) to (V- – 0.3V)
Outputs	
Current, REF	20mA
Current, OUT_	50mA
Voltage, REF	(V+ + 0.3V) to (V- – 0.3V)
Voltage, OUT_	(V+ + 0.3V) to (V- – 0.3V)
OUT_ Short-Circuit Duration (V+ \leq 5.5V)	Continuous
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Continuous Power Dissipation (TA = +70°C)	
8-Pin PDIP	727mW
8-Pin SO	471mW
8-Pin uMAX	331mW
Derates above +70°C	
5-Pin PDIP	9.09W/°C
8-Pin SO	5.88W/°C
8-Pin uMAX	4.10W/°C

II. Manufacturing Information

A. Description/Function:	Ultra Low-Power, Dual-Supply Comparator
B. Process:	S3 - Standard 3 micron silicon gate CMOS
C. Number of Device Transistors:	267
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	Philippines, Malaysia, or Thailand
F. Date of Initial Production:	July, 1993

III. Packaging Information

A. Package Type:	8-Lead NSO	8-Lead PDIP	8-Lead uMAX
B. Lead Frame:	Copper	Copper	Copper
C. Lead Finish:	Solder Plate	or 100% Matte Tin (all	packages)
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia.)	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica fil	ler Epoxy with silica f	iller Epoxy with silica filler
G. Assembly Diagram:	# 05-1501-0129	# 05-1501-0128	# 05-1501-0130
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0
I. Classification of Moisture S per JEDEC standard J-STE	-	Level 1	Level 1

IV. Die Information

A. Dimensions:	77 x 58 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	3 microns (as drawn)
F. Minimum Metal Spacing:	3 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

Α.	Quality Assurance Contacts: Jim Pedicord	(Manager, Reliability Operations)
	Bryan Preeshl	(Executive Director of QA)
	Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 640 \times 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV $\lambda = 1.72 \times 10^{-9}$ $\lambda = 1.72 \text{ F.I.T.}$ (60% confidence level @ 25°C)

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The CM30-1 die type has been found to have all pins able to withstand a transient pulse of ± 2500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA.

Table 1 Reliability Evaluation Test Results

MAX923xxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		640	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	PDIP NSO uMAX	77 77 77	0 0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, + V_{S} , - V_{S} , V_{REF} , etc).


- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.




PKG.CODE: S8-4 CAV./PAD SIZE: 90 X 130	APPROVALS DATE PKG. DESIGN	BUILDSHEET NUMBER: REV.: 05-1501-0129 A

PKG.CODE: P8-1 CAV./PAD SIZE: 100 X 100	APPREVALS PKG. DESIGN	DATE ////////////////////////////////////

ļ



PKG.CODE: U8-1		APPROVALS	DATE		///
CAV./PAD SIZE: 68×94	PKG. DESIGN			BUILDSHEET NUMBER: 05-1501-0130	REV.:



يىيى . ئىلات مىر