MAX9030AxT Rev. A

**RELIABILITY REPORT** 

FOR

## MAX9030AxT

PLASTIC ENCAPSULATED DEVICES

December 14, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

e/h

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

. Yull

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX9030 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information V. .....Quality Assurance Information VI. .....Reliability Evaluation IV. .....Die Information .....Attachments

#### I. Device Description

A. General

The MAX9030 single comparator is optimized for a single-supply applications from +2.5V to +5.5V but can also be operated from dual supplies. This comparator has a 188ns propagation delay and consumes  $35\mu$ A of supply current per comparator over the -40°C to +125°C operating temperature range. The combination of low-power, single-supply operation down to +2.5V, and ultra-small footprint makes this device ideal for portable applications.

The MAX9030 is a low-cost single comparator with shutdown. The comparator's 4mV of built-in hysteresis provides noise immunity and prevents oscillations even with a slow-moving input signal. The input common-mode range extends from the negative supply to within 1.1V of the positive supply. The design of the comparator output stage substantially reduces switching current during output transitions, virtually eliminating power-supply glitches.

The MAX9030 single comparator with shutdown is available in the space-saving 6-pin SC70 and SOT23 packages.

B. Absolute Maximum Ratings Item	Rating
Supply Voltage (VDD to VSS)	-0.3V to +6V
Voltage Inputs (IN+, IN- to VSS)	-0.3V to (VDD + 0.3V)
Differential Input Voltage (IN+ to IN-)	+6.6V
Output Short-Circuit Duration	2s to Either VDD or VSS
Current into Any Pin	20mA
Operating Temperature Range	
Automotive Application	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
6-Pin SOT23	571mW
6-Pin SC70	245mW
Derates above +70°C	
6-Pin SOT23	7.1mW/°C
6-Pin SC70	3.1mW/°C

### II. Manufacturing Information

A. Description/Function:	Low-Cost, Ultra-Small, Single Single-Supply Comparators
B. Process:	B12 (Standard 1.2 micron silicon gate CMOS)
C. Number of Device Transistors:	123
D. Fabrication Location:	Oregon or California, USA
E. Assembly Location:	Thailand or Malaysia
F. Date of Initial Production:	July, 1999

# III. Packaging Information

A. Package Type:	6-Pin SOT	6-Pin SC70
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Non-Conductive Epoxy	Non-Conductive Epoxy
E. Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-1501-0193	# 05-1501-0195
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-112:	Level 1	Level 1

#### **IV. Die Information**

A. Dimensions:	31 x 30 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Manager, Reliability Operations)
		Bryan Preeshl (Executive Director)
		Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}{192 \times 4389 \times 80 \times 2}}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$   $\lambda = 13.57 \times 10^{-9}$ 

 $\lambda$  = 13.57 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5490) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

#### C. E.S.D. and Latch-Up Testing

The CM51 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

#### Table 1 Reliability Evaluation Test Results

#### MAX9030AxT

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		79	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SOT SC70	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

## Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


## TABLE II. Pin combination to be tested. 1/2/


- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).


- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.








NOTE, USE NON OF					
NOTE: USE NON-CE		ZE EPUXY UNLY			
PKG. CODE: U6S-3		SIGNATURES	DATE		_
CAV./PAD SIZE: 64×46	PKG. Design			BOND DIAGRAM #: 05-1501-0193	REV:





DOCUMENT I.D. 06-5490