## RELIABILITY REPORT

FOR

# MAX8878ExKxx

PLASTIC ENCAPSULATED DEVICES

May 10, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX8878 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

IV. ......Die Information

.....Attachments

## I. Device Description

#### A. General

The MAX8878 low-noise, low-dropout linear regulator operates from a 2.5V to 6.5V input and delivers up to 150mA. This device is pin-compatible with the industry-standard '2982 and offers an improved dropout voltage. Typical output noise is  $30\mu V_{RMS}$ , and typical dropout is only 165mV at 150mA. The output voltage is preset to voltages in the range of 2.5V to 5.0V, in 100mV increments.

Designed with an internal P-channel MOSFET pass transistor, the MAX8878 maintains a low 100µA supply current, independent of the load current and dropout voltage. Other features include a 10nA logic-controlled shutdown mode, short-circuit and thermal-shutdown protection, and reverse battery protection. The MAX8878 includes an auto-discharge function, which actively discharges the output voltage to ground when the device is placed in shutdown. The device comes in a miniature 5-pin SOT23 package

Rating

### B. Absolute Maximum Ratings

ltem

<del>NOTTI</del>	<u>rtating</u>
IN to GND	-7V to +7V
Output Short-Circuit Duration	Infinite
SHDN to GND	-7V to +7V
SHDN to IN	-7V to +0.3V
OUT, BP to GND	-0.3V to (VIN + 0.3V)
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
?JB (Regular)	140°C/W
?JB (Thin)	110°C/W
Storage Temperature	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
5-Pin SOT23-5	571mW
5-Pin SOT23-5 (Thin)	727mW
Derates above +70°C	
5-Pin SOT23-5	7.1mW/°C
5-Pin SOT23-5 (Thin)	9.1mW/°C

## **II. Manufacturing Information**

A. Description/Function: Low-Noise, Low-Dropout, 150mA Linear Regulators with '2982 Pinout

B. Process: S12 (Standard 1.2 micron silicon gate CMOS)

C. Number of Device Transistors: 247

D. Fabrication Location: California or Oregon, USA

E. Assembly Location: Philippines, Thailand or Malaysia

F. Date of Initial Production: October, 1997

## **III. Packaging Information**

A. Package Type: 5-Pin SOT23 5-Pin SOT23 (Thin)

B. Lead Frame: Copper Copper

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Silver-Filled Epoxy

E. Bondwire: Gold (1 mil dia.) Gold (1 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: #05-1101-0052 #05-1101-0162

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-112: Level 1 Level 1

### IV. Die Information

A. Dimensions: 38 x 57 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 1.2 microns (as drawn)

F. Minimum Metal Spacing: 1.2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

### V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director) Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

# VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = 4.52 \times 10^{-9}$$

 $\lambda = 4.52$  F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5302) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

## C. E.S.D. and Latch-Up Testing

The PX50 die type has been found to have all pins able to withstand a transient pulse of  $\pm 3000$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

# Table 1 Reliability Evaluation Test Results

# MAX8878ExKxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	: (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		240	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C	DC Parameters	SOT23	77	0
	P = 15  psi. RH= 100% Time = 168 hrs.	& functionality	SOT23(Thin)	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)		
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins		
2.	All input and output pins	All other input-output pins		

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).


# 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8


THIN SOT PACKAGE




CAVITY DOWN

BONDABLE AREA

PKG. CODE: Z5-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETARY		
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:	
63×44	DESIGN			05-1101-0162	В	



PKG.CODE: U5-2		APPROVALS	DATE	NIXIXI	/VI
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER:	REV.:
<u>59X46</u>	DESIGN			05-1101-0052	А



DOCUMENT I.D. 06-5302 REVISION C MAXIMITILE: 883 BI Circuit (MAX 1872/8877/8878/8888) PAGE 2 OF