MAX8869EUE Rev. A

**RELIABILITY REPORT** 

FOR

# MAX8869EUE

PLASTIC ENCAPSULATED DEVICES

November 10, 2002

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

ente

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Kull

Bryan J. Preeshl Quality Assurance Executive Director

### Conclusion

The MAX8869 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

## I. Device Description

A. General

The MAX8869 low-dropout linear regulator operates from a  $\pm 2.7V$  to  $\pm 5.5V$  input and delivers a guaranteed 1A load current with a low 200mV dropout. The high-accuracy ( $\pm 1\%$ ) output voltage is preset at  $\pm 5V$ ,  $\pm 3.3V$ ,  $\pm 2.5V$ ,  $\pm 1.8V$ , or  $\pm 1.0V$  or is adjustable from  $\pm 0.8V$  to  $\pm 5V$  with an external resistor-divider.

The MAX8869 uses MicroCap<sup>™</sup> technology and requires only a small 1µF output capacitor for guaranteed stability. An internal PMOS pass transistor allows low 500µA supply current, making this regulator useful for networking and telecom hardware as well as battery-operated equipment. Other features include soft-start, low-power shutdown, short-circuit protection, and thermal shutdown protection.

The MAX8869 is available in a 1.5W, 16-pin TSSOP package, which is 30% smaller than a SOT223 and only 1.1mm high.

Rating

#### B. Absolute Maximum Ratings

<u>Item</u>

IN, SHDN, RST, SS to GND	-0.3V to +6V
OUT, SET to GND	-0.3V to (VIN + 0.3V)
Output Short-Circuit Duration	Indefinite
Continuous Power Dissipation (TA = +70°C)	
16-Pin TSSOP-EP (derate 19mW/°C above +70°C)1.5W	
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
16-Pin TSSOP-EP	1.5W
Derates above +70°C	
16-Pin TSSOP-EP	19.0mW/°C

## II. Manufacturing Information

A. Description/Function:	1A, MicroCap, Low-Dropout, Linear Regulator
B. Process:	S8 - Standard 8 micron silicon gate CMOS
C. Number of Device Transistors:	1088
D. Fabrication Location:	California, USA
E. Assembly Location:	Korea
F. Date of Initial Production:	April, 2000

# III. Packaging Information

A. Package Type:	16-Lead TSSOP
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.2 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-2301-0034
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1

## **IV. Die Information**

A. Dimensions:	60 X 84 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	TiW/ AICu/ TiWN
D. Backside Metallization:	None
E. Minimum Metal Width:	.8 microns (as drawn)
F. Minimum Metal Spacing:	.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
		Bryan Preeshl	(Executive Director of QA)
		Kenneth Huening (Vice President)	

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

### **VI. Reliability Evaluation**

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\sum_{k=0}^{1} \sum_{192 \times 4389 \times 240 \times 2} \text{ (Chi square value for MTTF upper limit)}$$

# B. Moisture Resistance Tests

on the Maxim website at http://www.maxim-ic.com .

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M) located

### C. E.S.D. and Latch-Up Testing

The PY38 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 50$ mA.

# Table 1Reliability Evaluation Test Results

# MAX8869EUE

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 135°C biased Time = 192 hrs.	DC Parameters & functionality	240	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical St	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

## Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins


TABLE II. Pin combination to be tested. 1/2/


- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







.