RELIABILITY REPORT

FOR

MAX8510EXKxx

PLASTIC ENCAPSULATED DEVICES

July 11, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Bryan J. Preeshl Quality Assurance Managing Director

Reviewed by

Conclusion

The MAX8510 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description
II.Manufacturing Information
III.Packaging Information
IV.Die Information
IV.Die Information
.....Attachments

I. Device Description

A. General

The MAX8510 ultra-low-noise, low-dropout (LDO) linear regulator is designed to deliver up to 120mA continuous output current from a tiny 5-pin SC70 plastic package. This regulators achieves a low 120mV dropout for 120mA load current. The MAX8510 uses an advanced architecture to achieve ultra-low output voltage noise of $11\mu V_{RMS}$ and PSRR of 54dB at 100kHz.

The MAX8510 is preset to a variety of voltages in the 1.5V to 4.5V range. Designed with a P-channel MOSFET series pass transistor, the MAX8510 maintains very low ground current (40µA).

The regulators are designed and optimized to work with low-value, low-cost ceramic capacitors. The MAX8510 requires only $1\mu F$ (typ) of output capacitance for stability with any load. When disabled, current consumption drops to below $1\mu A$.

Rating

3.1mW/°C

B. Absolute Maximum Ratings Item

5-Pin SC70

IN to GND -0.3V to +7V Output Short-Circuit Duration Infinite OUT. SHDN to GND -0.3V to (IN + 0.3V) FB, BP, N.C. to GND -0.3V to (OUT + 0.3V) ?JA 324°C/W Operating Temperature Range -40°C to +85°C Junction Temperature +150°C Storage Temperature Range -65°C to +150°C Lead Temperature (soldering, 10s) +300°C Continuous Power Dissipation ($TA = +70^{\circ}C$) 5-Pin SC70 247mW Derates above +70°C

II. Manufacturing Information

A. Description/Function: Ultra-Low-Noise, High PSRR, Low-Dropout, 120mA Linear Regulators

B. Process: B8 (Standard 0.8 micron silicon gate CMOS)

C. Number of Device Transistors: 284

D. Fabrication Location: California, USA

E. Assembly Location: Malaysia or Philippines

F. Date of Initial Production: January, 2003

III. Packaging Information

A. Package Type: 5-Pin SC70

B. Lead Frame: Copper or Alloy 42

C. Lead Finish: Solder Plate or 100% Matte Tin

D. Die Attach: Silver-Filled Epoxy

E. Bondwire: Gold (1.0 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: # 05-3501-0046

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard J-STD-020-C: Level 1

IV. Die Information

A. Dimensions: 31 x 30 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 0.8 microns (as drawn)

F. Minimum Metal Spacing: 0.8 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)
Bryan Preeshl (Managing Director)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

В.

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \underbrace{\frac{1}{\text{MTTF}}}_{} = \underbrace{\frac{1.83}{192 \text{ x } 4389 \text{ x } 47 \text{ x } 2}}_{} \text{(Chi square value for MTTF upper limit)}$$

$$\underbrace{}_{} \text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

 $\lambda = 23.10 \times 10^{-9}$

 λ = 23.10 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-6022) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1N).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85° C/ 85° RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The PM21 die type has been found to have all pins able to withstand a transient pulse of ± 1500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA.

Table 1 Reliability Evaluation Test Results

MAX8510EXKxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		47	0
Moisture Testin	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SC70	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)		
1.	All pins except V _{PS1} 3/	All V _{PS1} pins		
2.	All input and output pins	All other input-output pins		

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\forall_{S1} \), or \(\forall_{S2} \) or \(\forall_{S3} \) or \(\forall_{C1} \), or \(\forall_{C2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Method 3015.7 Notice 8



☑ BONDABLE AREA

NOTE: CAVITY DOWN

PKG. CODE: X5-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
35×34	DESIGN			05-3501-0046	A

