

RELIABILITY REPORT

FOR

MAX7403ESA+

PLASTIC ENCAPSULATED DEVICES

March 13, 2013

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by
Sokhom Chum
Quality Assurance
Reliability Engineer



Conclusion

The MAX7403ESA+ successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

IDevice Description	IVDie Information
IIManufacturing Information	VQuality Assurance Information
IIIPackaging Information	VIReliability Evaluation
Attachments	

I. Device Description

A. General

The MAX7400/MAX7403/MAX7404/MAX7407 8th-order, lowpass, elliptic, switched-capacitor filters (SCFs) operate from a single +5V (MAX7400/MAX7403) or +3V (MAX7404/MAX7407) supply. These devices draw 2mA of supply current and allow corner frequencies from 1Hz to 10kHz, making them ideal for low-power anti-aliasing and post-DAC filtering applications. They feature a shutdown mode that reduces the supply current to 0.2µA. Two clocking options are available: self-clocking (through the use of an external capacitor) or external clocking for tighter cutoff-frequency control. In addition, an offset adjustment pin (OS) allows for the adjustment of the DC output level. The MAX7400/MAX7404 provide 82dB of stopband rejection and a sharp rolloff with a transition ratio of 1.5. The MAX7403/MAX7407 provide a sharper rolloff with a transition ratio of 1.2, while still delivering 60dB of stopband rejection. The fixed response of these devices simplifies the design task to corner-frequency selection by setting a clock frequency. The MAX7400/MAX7403/MAX7404/MAX7407 are available in 8-pin SO and DIP packages.



II. Manufacturing Information

A. Description/Function: 8th-Order, Lowpass, Elliptic, Switched-Capacitor Filters

B. Process: B12C. Number of Device Transistors: 1120

D. Fabrication Location: Oregon, California or TexasE. Assembly Location: Thailand, Philippines, or Malaysia

F. Date of Initial Production: October 16, 1998

III. Packaging Information

A. Package Type: 8-pin SOIC (N)
B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive
E. Bondwire: Au (1.3 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-0201-0123
H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard J-STD-020-C

Level 1

J. Single Layer Theta Ja: 170°C/W
K. Single Layer Theta Jc: 40°C/W
L. Multi Layer Theta Ja: 128.4°C/W
M. Multi Layer Theta Jc: 36°C/W

IV. Die Information

A. Dimensions: 85 X 126 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier

D. Backside Metallization: None

E. Minimum Metal Width: 1.2 microns (as drawn)F. Minimum Metal Spacing: 1.2 microns (as drawn)

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)

Don Lipps (Manager, Reliability Engineering) Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm
D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (x) is calculated as follows:

$$_{\lambda}$$
 = $_{1}$ = $_{1.83}$ (Chi square value for MTTF upper limit)

MTTF 192 x 4340 x 80 x 2

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

 $_{\lambda}$ = 13.7 x 10⁻⁹

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the B12 Process results in a FIT Rate of 0.02 @ 25C and 0.33 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot NR7DDA018B D/C 0515)

The AF15-3 die type has been found to have all pins able to withstand a HBM transient pulse of +/-500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA.



Table 1Reliability Evaluation Test Results

MAX7403ESA+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (N	Note 1) Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	80	0	IR7DCQ003A, D/C 0010

Note 1: Life Test Data may represent plastic DIP qualification lots.