MAX6692xxxA Rev. A

RELIABILITY REPORT

FOR

MAX6692xxxA

PLASTIC ENCAPSULATED DEVICES

May 26, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager

Conclusion

The MAX6692 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging InformationAttachments V.Quality Assurance Information VI.Reliability Evaluation IV.Die Information

I. Device Description

A. General

The MAX6692 is a precise, two-channel digital temperature sensor. It accurately measures the temperature of it's own die and a remote PN junction, and reports the temperature in digital form using a 2-wire serial interface. The remote PN junction is typically the emitter-base junction of a common-collector PNP on a CPU, FPGA, or ASIC.

The 2-wire serial interface accepts standard System Management Bus (SMBus[™]) write byte, read byte, send byte, and receive byte commands to read the temperature data and to program the alarm thresholds. To enhance system reliability, the MAX6692 includes an SMBus timeout. A fault queue prevents the ALERT-bar and OVERT-bar outputs from setting until a fault has been detected one, two, or three consecutive times (programmable).

The MAX6692 provides two system alarms: ALERT-bar and OVERT-bar. ALERT-bar asserts when any of four temperature conditions are violated: local overtemperature, remote overtemperature, local undertemperature, or remote undertemperature. OVERT-bar asserts when the temperature rises above the value in either of the two OVERT-bar limit registers. The OVERT-bar output can be used to activate a cooling fan, or to trigger a system shutdown.

Measurements can be done autonomously, with the conversion rate programmed by the user, or in a single-shot mode. The adjustable conversion rate allows the user to optimize supply current and temperature update rate to match system needs.

Remote accuracy is $\pm 0.8^{\circ}$ C maximum error between $\pm 25^{\circ}$ C and $\pm 125^{\circ}$ C with no calibration needed. The MAX6692 operates from $\pm 55^{\circ}$ C to $\pm 125^{\circ}$ C, and measures temperatures between 0°C and $\pm 125^{\circ}$ C. The MAX6692 is available in an 8-pin μ MAX and SO packages.

B. Absolute Maximum Ratings	Rating
All Voltages Referenced to GND	
VCC	-0.3V to +6V
DXP	-0.3V to (VCC + 0.3V)
DXN	-0.3V to +0.8V
SCLK, SDA, ALERT, OVERT	-0.3V to +6V
SDA, ALERT, OVERT Current	-1mA to +50mA
DXN Current	±1mA
Junction Temperature	+150°C
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = $+70^{\circ}$ C)	
8-Pin μMAX	471mW
Derates above +70°C	
8-Pin μMAX	5.9mW/°C

II. Manufacturing Information

A. Description/Function: Precision SMBus-Compatible Remote/Local Temperature Sensors with Overtemperature Alarms

B. Process:	B8 (Standard 0.8 micron silicon gate CMOS)
C. Number of Device Transistors:	14,764
D. Fabrication Location:	California or Texas, USA
E. Assembly Location:	Malaysia, Philippines or Thailand
F. Date of Initial Production:	April, 2002

III. Packaging Information

Α.	Package Type:	8-Pin μMAX	8-Pin SO
В.	Lead Frame:	Copper	Copper
C.	Lead Finish:	Solder Plate or 100% Matte Tin	Solder Plate or 100% Matte Tin
D.	Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy
E.	Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia.)
F.	Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G.	Assembly Diagram:	# 05-9000-1108	# 05-9000-1109
H.	Flammability Rating:	Class UL94-V0	Class UL94-V0
I.	Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C:	Level 1	Level 1

IV. Die Information

A. Dimensions:	61 x 85 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	0.8 microns (as drawn)
F. Minimum Metal Spacing:	0.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations) Bryan Preeshl (Managing Director of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4340 \text{ x } 225 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

 $\lambda = 4.89 \times 10^{-9}$

 λ = 4.89 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Attached Burn-In Schematic (Spec. # 06-5975) shows the static Burn-In circuit. Maxim performs failure analysis on any lot that exceeds this reliability control level. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1N**). Current monitor data for the B8/S8 Process results in a FIT rate of 0.17 @ 25° C and 2.92 @ 55° C (eV = 0.8, UCL = 60%).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The TS47 die type has been found to have all pins able to withstand a transient pulse of \pm 1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1 Reliability Evaluation Test Results

MAX6692xxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		225	0
Moisture Testi	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	uMAX SO	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical St	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\frac{32}{2}$ No connects are not to be tested. $\frac{32}{2}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{RFF} , etc).

3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected a. to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- Each pin individually connected to terminal A with respect to each different set of a combination b. of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of C. all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



PKG. CODE: S8-4	SIGNATURES	DATE CONFIDENTIAL & PROPRIETARY
90 X 130	DESIGN	



PKG. CODE: U8-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	RE V:
68×94	DESIGN			05-9000-1108	A



DOCUMENT I.D. 06-5975	REVISION B	MAXIM TITLE: BI Circuit: MAX6692 (TS47) MAX6601 (TS64)	PAGE 2 OF 3
-----------------------	------------	--	-------------