MAX668EUB Rev. A

RELIABILITY REPORT

FOR

MAX668EUB

PLASTIC ENCAPSULATED DEVICES

June 9, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

en.

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX668 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX668 constant-frequency, pulse-width-modulating (PWM), current-mode DC-DC controller is designed for a wide range of DC-DC conversion applications including step-up, SEPIC, flyback, and isolated output configurations. Power levels of 20W or more can be controlled with conversion efficiencies of over 90%. The 1.8V to 28V input voltage range supports a wide range of battery and AC-powered inputs. An advanced BiCMOS design features low operating current (220µA), adjustable operating frequency (100kHz to 500kHz), soft-start, and a SYNC input allowing the MAX668 oscillator to be locked to an external clock.

DC-DC conversion efficiency is optimized with a low 100mV current-sense voltage as well as with Maxim's proprietary Idle Mode[™] control scheme. The controller operates in PWM mode at medium and heavy loads for lowest noise and optimum efficiency, then pulses only as needed (with reduced inductor current) to reduce operating current and maximize efficiency under light loads. A logic-level shutdown input is also included, reducing supply current to 3.5µA.

The MAX668 operates with inputs as low as 3V and can be connected in either a bootstrapped or nonbootstrapped (IC powered from input supply or other source) configuration. When not bootstrapped, it has no restriction on output voltage. The MAX668 IC is available in an extremely compact 10-pin μ MAX package.

B. Absolute Maximum Ratings

<u>ltem</u>	Rating	
V _{cc} to GND	-0.3V to +30V	
SYNC/SHDN to GND	±0.3V -0.3V to +30V	
EXT, REF to GND	-0.3V to (V _{LDO} + 0.3V)	
LDO, FREQ, FB, CS+ to GND	-0.3V to +6V	
LDO Output Current	-1mA to +20mA	
REF Output Current	-1mA to +1mA	
LDO Short Circuit to GND	Momentary	
REF Short Circuit to GND	Continuous	
Storage Temp.	-65°C to +150°C	
Lead Temp. (10 sec.)	+300°C	
Continuous Power Dissipation (TA = +70°C)		
10-Pin μMAX	444mW	
Derates above +70°C		
10-Pin μMAX	5.6W/°C	

II. Manufacturing Information

A. Description/Function:	1.8V to 28V Input, PWM Step-Up Controllers in μ MAX
B. Process:	S12 (SG1.2) - Standard 1.2 micron silicon gate CMOS
C. Number of Device Transistors:	1861
D. Fabrication Location:	Califoria or Oregon, USA
E. Assembly Location:	Malaysia, Thailand or Philippines
F. Date of Initial Production:	July, 1998

III. Packaging Information

A. Package Type:	10-Lead μMAX
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	# 05-1101-0021
H. Flammability Rating:	Class UL94-V0
 Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: 	Level 1

IV. Die Information

A. Dimensions:	58 X 80 mils
B. Passivation:	$Si_{3}N_{4}\!/SiO_{2}$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Copper/Si
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	iO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Manager, Rel Operations)
		Bryan Preeshl (Executive Director)
		Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}{192 \times 4389 \times 80 \times 2}}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$ $\lambda = 13.57 \times 10^{-9}$

 λ = 13.57 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any bt that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5266) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The PX02 die type has been found to have all pins able to withstand a transient pulse of \pm 1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1 Reliability Evaluation Test Results

MAX668EUB

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testi	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	uMAX	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





KG.CODE: U10-2		APPROVALS	DATE	INNXI	11
AV./PAD_SIZE:	PKG.			BUILDSHEET NUMBER:	REV.
68X94	DESIGN			105-1101-0021	B

