MAX5901xxEUT Rev. A

RELIABILITY REPORT

FOR

MAX5901xxEUT

PLASTIC ENCAPSULATED DEVICES

July 10, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

eA

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

ull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX5901 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging InformationAttachments V.Quality Assurance Information VI.Reliability Evaluation IV.Die Informatio

I. Device Description

A. General

The MAX5901 is a SOT23 hot-swap controller that allows a circuit card to be safely hot-plugged into a live backplane without causing a glitch on the power-supply rail. This device operates from -9V to -100V and provides the simplest hot-swap solution by eliminating all external components except an external N-channel MOSFET.

The MAX5901 limit the inrush current to the load and provide a circuit breaker function for overcurrent protection. During startup the circuit breaker function is disabled and the MAX5901 limits the inrush current by gradually turning on the external MOSFET. Once the external MOSFET is fully enhanced, the circuit breaker function is enabled and the MAX5901 provides overcurrent protection by monitoring the voltage drop across the external MOSFET's on-resistance.

The MAX5901 includes an undervoltage lockout (UVLO) function, ON/OFF-bar control input, and a power-good status output and PGOOD. A built-in thermal shutdown feature is also included to protect the external MOSFET in case of overheating.

The MAX5901 offers latched or auto-retry fault management and are available with 200mV, 300mV or 400mV circuit breaker thresholds. The MAX5901 is available in small SOT23 packages, and are specified for the extended -40°C to +85°C temperature range.

| B. Absolute Maximum Ratings Item | Rating |
|---|-----------------|
| Terminal Voltage (with respect to GND unless otherwise noted) | |
| VEE, DRAIN, PGOOD, PGOOD | -120V to +0.3V |
| ON/OFF to VEE | -0.3V to +4V |
| GATE to VEE | -0.3V to +12V |
| Current into any Pin | ±3mA |
| Maximum Junction Temperature | +150°C |
| Storage Temperature Range | -60°C to +150°C |
| Lead Temperature | Note 1 |
| Continuous Power Dissipation (TA = +70°C) | |
| 6-Pin SOT23 | 727mW |
| Derates above +70°C | |
| 6-Pin SOT23 | 9.1mW/°C |
| | |

Note 1: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of solder profiles recommended in the industry standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

II. Manufacturing Information

| A. Description/Function: | -100V SOT23 Simple Swapper Hot-Swap Controllers |
|----------------------------------|---|
| B. Process: | S3 (Standard 3 micron silicon gate CMOS) |
| C. Number of Device Transistors: | 678 |
| D. Fabrication Location: | Oregon, USA |
| E. Assembly Location: | Malaysia or Thailand |
| F. Date of Initial Production: | July, 2001 |

III. Packaging Information

| A. Package Type: | 6-Pin SOT23 Flip-Chip |
|--|--|
| B. Lead Frame: | Copper |
| C. Lead Finish: | Solder Plate |
| D. Die Attach: | N/A |
| E. Bondwire: | 6 mil dia. ball |
| F. Mold Material: | Epoxy with silica filler |
| G. Assembly Diagram: | # 05-1301-0017 |
| H. Flammability Rating: | Class UL94-V0 |
| I. Classification of Moisture Sensitivity per JEDEC sandard JESD22-112: | Level 1 |
| IV. Die Information | |
| A. Dimensions: | 45 x 90 mils |
| B. Passivation: | Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide) |
| C. Interconnect: | Aluminum/Si (Si = 1%) |
| D. Backside Metallization: | None |
| E. Minimum Metal Width: | 3 microns (as drawn) |
| F. Minimum Metal Spacing: | 3 microns (as drawn) |
| G. Bondpad Dimensions: | 5 mil. Sq |
| H. Isolation Dielectric: | SiO ₂ |
| I. Die Separation Method: | Wafer Saw |

V. Quality Assurance Information

| Α. | Quality Assurance Contacts: | Jim Pedicord (Manager, Reliability Operations) |
|----|-----------------------------|--|
| | | Bryan Preeshl (Executive Director) |
| | | Kenneth Huening (Vice President) |

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 80 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

 $\lambda = 13.57 \times 10^{-9}$

 λ = 13.57 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any bt that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5677) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The NP12-6 die type has been found to have all pins able to withstand a transient pulse of $\pm 1000V$, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 200 mA.

Table 1 Reliability Evaluation Test Results

MAX5901xxEUT

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|----------------------|---|----------------------------------|---------|----------------|-----------------------|
| Static Life Test | : (Note 1) | | | | |
| | Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | | 80 | 0 |
| Moisture Testir | ng (Note 2) | | | | |
| Pressure Pot | Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs. | DC Parameters & functionality | SOT23 | 77 | 0 |
| 85/85 | Ta = 85°C RH = 85% Biased Time = 1000hrs. | DC Parameters & functionality | | 77 | 0 |
| Mechanical Str | ess (Note 2) | | | | |
| Temperature Cycle | -65°C/150°C 1000 Cycles Method 1010 | DC Parameters & functionality | | 77 | 0 |

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

| | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) |
|----|---|---|
| 1. | All pins except V _{PS1} <u>3/</u> | All V_{PS1} pins |
| 2. | All input and output pins | All other input-output pins |


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 <u>Pin combinations to be tested.</u>

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



| FLIP CHIP PKG | • |
|--|------------------|
| <u>Special Note</u> : At Flipchip die Attach, die needs to be offset 1 Mil. Left and 1 Mil. up. | |
| NDIE: CAVITY DOWN | 0.001 |
| KG. CDDE: UGF-G SIGNATURES DATE CONFIDENTIAL & PROPRIETA CAV./PAD SIZE: PKG. BOND DIAGRAM #: R FLIP CHIP DESIGN 05-1301-0017 | ARY REV: A |

ſ

