

RELIABILITY REPORT FOR MAX5825AWP+T

WAFER LEVEL PRODUCTS

September 16, 2015

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by
Sokhom Chum
Quality Assurance
Reliability Engineer



Conclusion

The MAX5825AWP+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

IDevice Description	IVDie Information
IIManufacturing Information	VQuality Assurance Information
IIIPackaging Information	VIReliability Evaluation
Attachments	

I. Device Description

A. General

The MAX5823/MAX5824/MAX5825 8-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal 3ppm/°C reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5823/MAX5824/MAX5825 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (6mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a 100k (typ) load to an external reference. The MAX5823/MAX5824/MAX5825 have an I2 C-compatible, 2-wire interface that operates at clock rates up to 400kHz. The DAC output is buffered and has a low supply current of less than 250µA per channel and a low offset error of ±0.5mV (typ). On power-up, the MAX5823/ MAX5824/MAX5825 reset the DAC outputs to zero or midscale based on the status of M/active-low Z logic input, providing flexibility for a variety of control applications. The internal reference is initially powered down to allow use of an external reference. The MAX5823/MAX5824/MAX5825 allow simultaneous output updates using software LOAD commands or the hardware load DAC logic input (active-low LDAC). The MAX5823/MAX5824/MAX5825 feature a watchdog function which can be enabled to monitor the I/O interface for activity and integrity. A clear logic input (active-low CLR) allows the contents of the CODE and the DAC registers to be cleared asynchronously and simultaneously sets the DAC outputs to the programmable default value. The MAX5823/MAX5824/MAX5825 are available in a 20-pin TSSOP and an ultra-small, 20-bump WLP package and are specified over the -40°C to +125°C temperature range.



II. Manufacturing Information

A. Description/Function: Ultra-Small, Octal Channel, 8-/10-/12-Bit Buffered Output DACs with Internal

Reference and I²C Interface

B. Process: S18
C. Number of Device Transistors: 89328
D. Fabrication Location: California
E. Assembly Location: Japan

F. Date of Initial Production: February 2, 2012

III. Packaging Information

A. Package Type: 20 bmp WLP

B. Lead Frame: N/A
C. Lead Finish: N/A
D. Die Attach: None
E. Bondwire: N/A

F. Mold Material:

G. Assembly Diagram: #05-9000-4588H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: N/A
K. Single Layer Theta Jc: N/A
L. Multi Layer Theta Ja: 47°C/W
M. Multi Layer Theta Jc: N/A

IV. Die Information

A. Dimensions: 100X90.1575 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

1

C. Interconnect: Al with Ti/TiN Barrier

D. Backside Metallization: NoneE. Minimum Metal Width: 0.18umF. Minimum Metal Spacing: 0.18um

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Don Lipps (Manager, Reliability Engineering)

Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% for all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (3) is calculated as follows:

$$\lambda = 1$$
 = 1.83 (Chi square value for MTTF upper limit)
MTTF 192 x 4340 x 160 x 2

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 6.87 \times 10^{-9}$$

 $\lambda = 6.87 \text{ F.I.T. (60\% confidence level @ 25°C)}$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.05 @ 25C and 0.93 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot SACJ9Q001C, D/C 1146)

The DB48 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.



Table 1Reliability Evaluation Test Results

MAX5825AWP+T

TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
lote 1)				
Ta = 135°C	DC Parameters	80	0	SACJ9Q002A, D/C 1213
Biased Time = 192 hrs.	& functionality	80	0	SACJ9Q001C, D/C 1146
	lote 1) Ta = 135°C Biased	IDENTIFICATION lote 1) Ta = 135°C Biased DC Parameters & functionality	IDENTIFICATION	IDENTIFICATION FAILURES Iote 1) Ta = 135°C DC Parameters 80 0 Biased & functionality 80 0

Note 1: Life Test Data may represent plastic DIP qualification lots.