## RELIABILITY REPORT

FOR

# MAX5362xEUK

# PLASTIC ENCAPSULATED DEVICES

December 28, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX5362 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

V. ......Quality Assurance Information

VI. .....Reliability Evaluation

IV. .....Attachments

### I. Device Description

#### A. General

The MAX5362 Is a low-cost, 6-bit digital-to-analog converter (DAC) in a miniature 5-pin SOT23 package with a simple 2-wire serial interface that allows communication with multiple devices. The MAX5362 operates over the full +2.7V to +5.5V supply range and has an internal reference equal to  $0.95V_{DD}$ .

The fast-mode  $I^2C^{\text{TM}}$ -compatible serial interface allows communication at data rates up to 400kbps, minimizing board space and reducing interconnect complexity in many applications. The device is available with one of four factory-preset addresses (see Selector Guide).

The /MAX5362 also includes an output buffer, a low-power shutdown mode, and a power-on reset that ensures the DAC outputs are at zero when power is initially applied. In shutdown mode, the supply current is reduced to less than 1µA and the output is pulled down with a 10 kilohm resistor to GND.

The MAX5362 is available in miniature 5-pin SOT23 packages.

# B. Absolute Maximum Ratings

<u>Item</u>	Rating
VDD to GND OUT to GND SCL, SDA to GND Maximum Current into Any Pin Operating Temperature Range Storage Temperature Range Maximum Junction Temperature Continuous Power Dissipation (TA = +70°C) 5-Pin SOT23	-0.3V to +6V -0.3V to (VDD + 0.3V) -0.3V to +6V 50mA -40°C to +85°C -65°C to +150°C +150°C
Derates above +70°C 5-Pin SOT23	7.1mW/°C

# **II. Manufacturing Information**

A. Description/Function: Low-Cost, Low-Power 6-Bit DACs with 2-Wire Serial Interface in SOT23 Package

B. Process: S6 (0.6 micron CMOS)

C. Number of Device Transistors: 2910

D. Fabrication Location: California, USA

E. Assembly Location: Malaysia or Thailand

F. Date of Initial Production: July, 2000

## III. Packaging Information

A. Package Type: 5-Lead SOT23

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-Filled Epoxy

E. Bondwire: Gold (1.0 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: # 05-0401-0525

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1

#### IV. Die Information

A. Dimensions: 56 x 37 mils mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al/Si (Aluminum/ Silicon)

D. Backside Metallization: None

E. Minimum Metal Width: 0.6 microns (as drawn)

F. Minimum Metal Spacing: 0.6 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Manager, Rel Operations) Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 467 \text{ x } 2}$$
 (Chi square value for MTTF upper limit) 
$$\frac{1}{192 \text{ model}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 467 \text{ x } 2}$$
 Thermal acceleration factor assuming a 0.8eV activation energy 
$$\lambda = 2.33 \text{ x } 10^{-9}$$
 
$$\lambda = 2.33 \text{ F.I.T.}$$
 (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec #06-5496) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

# C. E.S.D. and Latch-Up Testing

The DA68 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

Table 1 Reliability Evaluation Test Results

# MAX5362xEUK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		467	0
<b>Moisture Testin</b>	g (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SOT23	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stress (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

# 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \( \forall\_{S1} \), or \( \forall\_{S2} \) or \( \forall\_{S3} \) or \( \forall\_{C1} \), or \( \forall\_{C2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





**0- BONDING AREA** 

NOTE: CAVITY DOWN

PKG.CDDE: U5-1	
CAV./PAD SIZE:	PKG.
64X45	DESIGN

APPROVALS DATE

BUILDSHEET NUMBER:	REV.:
05-0401-0525	Α

