MAX5160MEUA Rev. A

# **RELIABILITY REPORT**

FOR

## MAX5160MEUA

# PLASTIC ENCAPSULATED DEVICES

September 2001

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

20

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Full

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX5160 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

#### I. Device Description

A. General

The MAX5160M linear-taper digital potentiometer performs the same function as a mechanical potentiometer or a variable resistor. It consists of a fixed resistor and a wiper contact with 32 tap points that are digitally controlled by two lines for the MAX5160M.

The MAX5160M is ideal for applications requiring digitally controlled resistors. The resistance value for this part type is 100K Ohms

The MAX5160M is available in a 8-pin uMax package. This device is guaranteed over the extended-industrial temperature range (-40°C to +85°C).

#### B. Absolute Maximum Ratings

ltem	Rating
V <sub>DD</sub> to GND	-0.3V to +6V
/CS, /INC, U//D to GND	-0.3V to +6V
H, L, W to GND	-0.3V to (VDD +0.3V)
Input and Output Latchup Immunity	<u>+</u> 200mA
Maximum Continuous Current into H, L, and W	
MAX516E	<u>+</u> 1mA
Operating Temp. Range	-40°C to +85°C
Storage Temp. Range	-65°C to 150°C
Lead Temp. (soldering, 10s)	+300°C
Power Dissipation	
8 Lead uMax	330mW
Derates above +70°C	
8 Leas uMax	4.1mW/°C

## II. Manufacturing Information

A. Description/Function:	Low-Power, Dual, 10-Bit Voltage-Output DAC with Serial Interface
B. Process:	SG1.2 (Standard 1.2 micron silicon gate CMOS)
C. Number of Device Transistors:	969
D. Fabrication Location:	California or Oregon, USA
E. Assembly Location:	Malaysia or Philippines
F. Date of Initial Production:	September 1999

## III. Packaging Information

A. Package Type:	8 Lead uMax
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-0401-0508
H. Flammability Rating:	Class UL94-V0

### IV. Die Information

A. Dimensions:	57 X 34 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

A. Quality Assurance Contacts:	Jim Pedicord (	(Reliability Lab Manager)
	Bryan Preeshl (	(Executive Director)
	Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 80 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

λ = 13.57 x 10<sup>-9</sup>

 $\lambda$  = 13.57 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5431) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1L).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

### C. E.S.D. and Latch-Up Testing

The DA74Z-1Z die type has been found to have all pins able to withstand a transient pulse of  $\pm$  2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm$ 100mA and/or  $\pm$ 20V.

# Table 1 Reliability Evaluation Test Results MAX5160MEUA

Ta = 135°C Biased Time = 192 hrs.DC Parameters & functionality800Moisture Testing (Note 2)Pressure Pot P = 15 psi. RH= 100% Time = 96hrs.Ta = 121°C & functionality RH= 100% Time = 96hrs.DC Parameters & functionality RH = 85% & functionality140185/85Ta = 85°C RH = 85% Biased Time = 1000hrs.DC Parameters A functionality770Mechanical Stress (Note 2)Temperature 1000 Cycles-65°C/150°C 1000 CyclesDC Parameters A functionality770	TEST ITEM	TEST CONDITION	-		NUMBER OF FAILURES
Biased Time = 192 hrs.& functionalityMoisture Testing (Note 2)Pressure PotTa = 121°C P = 15 psi. RH = 100% 	Static Life Test	(Note 1)			
Pressure PotTa = 121°C P = 15 psi. RH= 100% Time = 96hrs.DC Parameters & functionality1401 $85/85$ Ta = 85°C RH = 85% Biased Time = 1000hrs.DC Parameters & functionality770Mechanical Stress (Note 2)Temperature Cycle-65°C/150°C 1000 CyclesDC Parameters 77770		Biased		80	0
$P = 15 \text{ psi.} & \text{ functionality} \\ RH = 100\% \\ Time = 96 \text{ hrs.} \\ 85/85 & Ta = 85^{\circ}\text{C} & DC \text{ Parameters} & 77 & 0 \\ RH = 85\% & \text{ functionality} \\ Biased \\ Time = 1000 \text{ hrs.} \\ \\ \hline \text{Mechanical Stress (Note 2)} \\ \hline \text{Temperature} & -65^{\circ}\text{C}/150^{\circ}\text{C} & DC \text{ Parameters} & 77 & 0 \\ Cycle & 1000 \text{ Cycles} \\ \hline \end{tabular}$	Moisture Testing	g (Note 2)			
RH = 85%     & functionality       Biased       Time = 1000hrs.   Mechanical Stress (Note 2)       Temperature     -65°C/150°C       Cycle     1000 Cycles   DC Parameters 77 0	Pressure Pot	P = 15 psi. RH= 100%		140	1
Temperature-65°C/150°CDC Parameters770Cycle1000 Cycles	85/85	RH = 85% Biased		77	0
Cycle 1000 Cycles	Mechanical Stre	ess (Note 2)			
		1000 Cycles	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the package.

Note 2: Generic package/process data

## Attachment #1

	TABLE II.	Pin combination to be tested.	1/ 2/
--	-----------	-------------------------------	-------


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3}$ / Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

#### 3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected a. to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of C. all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Notice 8

		i
	*	
		-
KG.CODE: U8-1	APPROVALS DATE	
AV./PAD SIZE: 68X94	PKG.BUIL DSHEET NUMBER:REV.DESIGN05-0401-0508A	:

