## RELIABILITY REPORT

FOR

# MAX507xxxG

# PLASTIC ENCAPSULATED DEVICES

May 15th, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX507 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

V. ......Reliability Evaluation

VI. ......Reliability Evaluation

VI. ......Reliability Evaluation

# I. Device Description

#### A. General

The MAX507 is a complete 12-bit, voltage-output digital-to-analog converter (DAC). The DAC output voltage and the reference have the same polarity, allowing single-supply operation. This DAC includes an internal buried-zener reference. Integrating a DAC, voltage-output amplifier, and reference on one monolithic device greatly enhances reliability over multi-chip circuits.

Double-buffered logic inputs interface easily to microprocessors ( $\mu$ Ps). Data is transferred into the input register from a 12-bit-wide data bus for 16-bit  $\mu$ Ps.

The DAC is specified and tested for both dual- and single-supply operation. Usable supplies range from single +12V to dual ±15V.

On-board gain-setting resistors allow three output-voltage ranges: 0V to +5V and 0V to +10V can be generated when using either single or dual supplies. With dual supplies,  $\pm$ 5V is also available. The output amplifier can drive a  $2k\Omega$  load to +10V.

D (

## B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
V <sub>DD</sub> to AGND V <sub>DD</sub> to DGND V <sub>DD</sub> toV <sub>SS</sub> AGND to DGND Digital Input Voltage to GND V <sub>OUT</sub> to AGND (Note 1)	-0.3V, +17V -0.3V, +17V -0.3V, +34V -0.3V, V <sub>DD</sub> -0.3V, V <sub>DD</sub> +0.3V V <sub>SS</sub> , V <sub>DD</sub>
V <sub>OUT</sub> to V <sub>SS</sub> (Note 1)	0v, +34V
$V_{OUT}$ to $V_{DD}$ (Note 1)	-34V, 0V
REFOUT to AGND (Note 1)	$-0.3V$ , $V_{DD} + 0.3V$
Storage Temp.	-65°C to +160°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation	450mW
Derates above +75°C	6mW/°C
Continuous Power Dissipation (TA = +70°C)	
24-Pin Narrow PDIP	1067mW
24-Pin WSO	941mW
Derates above +70°C	
24-Pin Narrow PDIP	13.3mW/°C
24-Pin WSO	11.8mW/°C

## **II. Manufacturing Information**

A. Description/Function: Voltage-Output, 12-Bit DAC with Internal Reference

B. Process: SG5 (Standard 5 micron silicon gate CMOS)

C. Number of Device Transistors: 650

D. Fabrication Location: Oregon, USA

E. Assembly Location: Philippines or Malaysia

F. Date of Initial Production: January, 1992

## III. Packaging Information

A. Package Type: 24-Lead Narrow PDIP 24-Lead WSO

B. Lead Frame: Copper Copper

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.) Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: # 05-0401-0123 # 05-0401-0118

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1 Level 1

# IV. Die Information

A. Dimensions: 142x140 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 5 microns (as drawn)

F. Minimum Metal Spacing: 5 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Manager, Reliability Operations)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83 \quad \text{(Chi square value for MTTF upper limit)}}{192 \times 4389 \times 577 \times 2}$$

$$\frac{1}{\text{Thermal acceleration factor assuming a 0.8eV activation energy}}$$

$$\lambda = 1.88 \times 10^{-9}$$

$$\lambda = 1.88 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-2788) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

## C. E.S.D. and Latch-Up Testing

The DA21 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 50$ mA.

**Table 1**Reliability Evaluation Test Results

# MAX507xxxG

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality		577	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	WSO PDIP	77 77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic process/package data.

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where V<sub>PS1</sub> is V<sub>DD</sub>, V<sub>CC</sub>, V<sub>SS</sub>, V<sub>BB</sub>, GND, +V<sub>S</sub>, -V<sub>S</sub>, V<sub>REF</sub>, etc).


# 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \( \lambda\_{S1} \), or \( \lambda\_{S2} \) or \( \lambda\_{S3} \) or \( \lambda\_{CC1} \), or \( \lambda\_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





	APARQVALS	DATE	DIE TYPE: DA21Y
/VI/2/XI/VI	PKG.	_	SIZE (MILS): 142 X 140
PKG. TYPE: 24L Nar. PDip	DESIGN		STEP: 7
PKG. CODE: N24-3	D/A PREFORM STOCK NUMBER:		PRODUCT NAMES
CAV/PAD SIZE: 160 X 210	n/a	1. MX 7	7245
APPROVED:	LEADFRAME MATERIAL:	2. MAX	K507
COMM. [X ] 883/HR [ ]	Spot Silver on Copper	3.	
SCALE: 20:1 0 1	SPECIAL NO	4.	
BUILDSHEET NUMBER: REV.	· ·	5.	
05-0401-0123 <b>D</b>		6.	



4141 413/1 4141	APPROVALS	DATE	DIE TYPE: DA21Y	
	PKG.		SIZE (MILS): 142 X 140	
PKG. TYPE: 24L Wide SOIC	DESIGN		STEP: 7	
PKG. CODE: SW24-2	D/A PREFORM STOCK NUMBER:	′ ′	PRODUCT NAMES	
CAV/PAD SIZE: 170 X 220	N/A	1. <b>MX724</b> 5		
APPROVED:	LEADFRAME MATERIAL:	2. <b>MAX</b>	(507	
COMM. [ X] 883/HR [ ]	Spot Ag on Copper	3.		
SCALE: 20:1 0   1	SPECIAL NOTES:	4		
BUILDSHEET NUMBER: REV		5.		
05-0401-0118 <b>C</b>		6.	•	

