MAX5014xSA Rev. A

RELIABILITY REPORT

FOR

MAX5014xSA

PLASTIC ENCAPSULATED DEVICES

October 11, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

20

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Yull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX5014xSA successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging InformationAttachments V.Quality Assurance Information VI.Reliability Evaluation IV.Die Informatio

I. Device Description

A. General

The MAX5014 integrates all the building blocks necessary for implementing DC-DC fixed-frequency isolated power supplies. This device is a current-mode controller with an integrated high-voltage startup circuit suitable for isolated telecom/industrial voltage range power supplies. Current-mode control with leading-edge blanking simplifies control-loop design and internal ramp compensation circuitry stabilizes the current loop when operating at duty cycles above 50%. The MAX5014 allows 85% operating duty cycle and could be used to implement flyback converters. A high-voltage startup circuit allows this device to draw power directly from the 18V to 110V input supply during startup. The switching frequency is internally trimmed to 275kHz ±10%, thus reducing magnetics and filter component costs.

The MAX5014 is available in 8-pin SO packages.

B. Absolute Maximum Ratings Item	Rating
V+ to GND	-0.3V to +120V
V _{DD} to GND	-0.3V to +40V
V _{cc} to GND	-0.3V to +12.5V
OPTO, NDRV, SS_/SHDN , CS to GND	-0.3V to V_{CC} + 0.3V
V _{DD} and V _{CC} Current	20mA
NDRV Current Continuous	25mA
NDRV Current for Less than 1µs	±1A
Continuous Power Dissipation (TA = +70°C)	
8-Pin SO	471mW
Derates above +70°C	
8-Pin SO	5.88mW/°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

II. Manufacturing Information

A. Description/Function: Current-Mode PWM Controllers with Integrated Startup Circuit for Isolated Power Supplies

B. Process:	SG3 (Standard 3 micron silicon gate CMOS)
C. Number of Device Transistors:	589
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	Philippines, Malaysia or Thailand
F. Date of Initial Production:	July, 2001

III. Packaging Information

	A. Package Type:	8-Pin Small Outline
	B. Lead Frame:	Copper
	C. Lead Finish:	Solder Plate
	D. Die Attach:	Silver-filled Epoxy
	E. Bondwire:	Gold (1 mil dia.)
	F. Mold Material:	Epoxy with silica filler
	G. Assembly Diagram:	# 05-1301-0019
	H. Flammability Rating:	Class UL94-V0
	I. Classification of Moisture Sensitivity per JEDEC sandard JESD22-112:	Level 1
IV. Die	e Information	
	A. Dimensions:	82 x 121 mils
	B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
	C. Interconnect:	Aluminum/Si (Si = 1%)
	D. Backside Metallization:	None
	E. Minimum Metal Width:	3 microns (as drawn)
	F. Minimum Metal Spacing:	3 microns (as drawn)
	G. Bondpad Dimensions:	5 mil. Sq
	H. Isolation Dielectric:	SiO ₂
	I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Reliability Lab Manager)
		Bryan Preeshl (Executive Director)
		Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}{192 \times 4389 \times 80 \times 2}}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$ $\lambda = 13.57 \times 10^{-9}$

 $\lambda = 13.57$ F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5700) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The NP16 die type has been found to have all pins able to withstand a transient pulse of \pm 1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 200mA and/or \pm 20V.

Table 1 Reliability Evaluation Test Results

MAX5014xSA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	Small Outline	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





