#### RELIABILITY REPORT

FOR

#### MAX492xxA

PLASTIC ENCAPSULATED DEVICES

July 10, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX492 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

V. ......Quality Assurance Information

VI. .....Reliability Evaluation

VI. ......Reliability Evaluation

VI. ......Attachments

#### I. Device Description

### A. General

The dual MAX492 operational amplifier combines excellent DC accuracy with rail-to-rail operation at the input and output. Since the common-mode voltage extends from  $V_{CC}$  to  $V_{EE}$ , the device can operate from either a single supply (+2.7V to +6V) or split supplies ( $\pm 1.35$ V to  $\pm 3$ V). Each op amp requires less than  $150\mu$ A supply current. Even with this low current, the op amp is capable of driving a 1kO load, and the input referred voltage noise is only 25nV/vHz. In addition, this op amp can drive loads in excess of 1nF.

The precision performance of the MAX492, combined with its wide input and output dynamic range, low-voltage single-supply operation, and very low supply current, makes it an ideal choice for battery-operated equipment and other low-voltage applications.

Pating

#### B. Absolute Maximum Ratings

Itom

<u>item</u>	Kaurig		
Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )	<b>7</b> V		
Common-Mode Input Voltage	$(V_{CC} + 0.3V)$ to $(V_{EE} - 0.3V)$		
Differential Input Voltage	±(V <sub>CC</sub> - V <sub>EE</sub> )		
Input Current (IN+, IN-, NULL1, NULL2)	±10mA		
Output Short-Circuit Duration	Indefinite short circuit to either supply		
Voltage Applied to NULL Pins	$V_{CC}$ to $V_{EE}$		
Storage Temp.	-65°C to +150°C		
Lead Temp. (10 sec.)	+300°C		
Continuous Power Dissipation (TA = +70°C)			
8-Pin PDIP	729mW		
8-Pin NSO	471mW		
Derates above +70°C			
8-Pin PDIP	9.09mW/°C		
8-Pin NSO	5.88mW/°C		

#### **II.** Manufacturing Information

A. Description/Function: Dual, Micropower, Single-Supply Rail-to-Rail Op Amp

B. Process: CBP - Complimentary Bipolar Process

C. Number of Device Transistors: 268

D. Fabrication Location: Minnesota, USA

E. Assembly Location: Philippines, Malaysia, or Thailand

F. Date of Initial Production: September, 1994

## III. Packaging Information

A. Package Type: 8-Lead NSO 8-Lead PDIP B. Lead Frame: Copper Copper C. Lead Finish: Solder Plate Solder Plate D. Die Attach: Silver-filled Epoxy Silver-filled Epoxy E. Bondwire: Gold (1.3 mil dia.) Gold (1.3 mil dia.) F. Mold Material: Epoxy with silica filler Epoxy with silica filler G. Assembly Diagram: # 05-0601-0391 # 05-0601-0390 H. Flammability Rating: Class UL94-V0 Class UL94-V0 I. Classification of Moisture Sensitivity

Level 1

### IV. Die Information

A. Dimensions: 65 x 66 mils

per JEDEC standard JESD22-A112: Level 1

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Copper/Si

D. Backside Metallization: None

E. Minimum Metal Width: Metal1: 6; Metal2: 8 microns (as drawn)

F. Minimum Metal Spacing: Metal1: 2; Metal2: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

### V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \underbrace{\frac{1}{\text{MTTF}}} = \underbrace{\frac{4.04}{192 \text{ x } 4389 \text{ x } 160 \text{ x } 2}}_{\text{Temperature Acceleration factor assuming an activation energy of } \text{ 0.8eV}$$

$$\lambda = 14.98 \times 10^{-9}$$

 $\lambda$  = 14.98 F.I.T. (60% confidence level @ 25°C)

This low failure rate epresents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5261) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

### C. E.S.D. and Latch-Up Testing

The OA61 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2000$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 50$ mA.

Table 1 Reliability Evaluation Test Results

### MAX492xxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		160	1
Moisture Testin	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	NSO PDIP	77 77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


- Table II is restated in narrative form in 3.4 below.
- No connects are not to be tested.

  Repeat pin combination I for each named Power supply and for ground


(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

#### 3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected a. to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- Each pin individually connected to terminal A with respect to each different set of a combination b. of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of C. all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Method 3015.7 Notice 8



PKG.CODE:	S8-4	1			
CAV./PAD	SIZE:	90	Χ	130	PKG. DESIGN

APPROVALS

DATE

