

RELIABILITY REPORT
FOR
MAX4740ETE+

PLASTIC ENCAPSULATED DEVICES

July 14, 2009

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by	
Ken Wendel	
Quality Assurance	
Director, Reliability Engineering	



Conclusion

The MAX4740ETE+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

IDevice Description	VQuality Assurance Information		
IIManufacturing Information	VIReliability Evaluation		
IIIPackaging Information	IVDie Information		
Attachments			

I. Device Description

A. General

The MAX4740/MAX4740H low on-resistance (0.61 typ) analog switches operate from a single 1.6V to 5.5V supply. The MAX4740/MAX4740H are quad, single-pole, double-throw (SPDT) switches and are configured to route audio signals. The MAX4740/MAX4740H are pin-to-pin compatible parts with the ST Microelectronics quad SPDT STG3699 analog switch. The MAX4740 is a quad SPDT switch and the MAX4740H is a quad SPDT switch that can be placed in a high-impedance mode. Switching logic is controlled by 2 control bits (CB1 and CB2). The MAX4740/MAX4740H also feature a low on-resistance match (0.06) and low power-supply current (0.3µA), which increases battery life. The MAX4740/MAX4740H are available in a tiny 3mm x 3mm, 16-pin TQFN-EP, and 2.5mm x 2.5mm, 16-pin ultra-thin QFN packages.



II. Manufacturing Information

A. Description/Function: Quad SPDT Audio Switches

B. Process: S4

C. Number of Device Transistors:

D. Fabrication Location: Texas

E. Assembly Location: Philippines, Thailand, Unisem

F. Date of Initial Production: April 22, 2006

III. Packaging Information

A. Package Type: 16-pin TQFN 3x3

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive Epoxy
E. Bondwire: Gold (1.3 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-9000-2254
H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 64°C/W
K. Single Layer Theta Jc: 6.9°C/W
L. Multi Layer Theta Ja: 48°C/W
M. Multi Layer Theta Jc: 6.9°C/W

IV. Die Information

A. Dimensions: 48 X 48 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide

C. Interconnect: Al/0.5%Cu
D. Backside Metallization: None

E. Minimum Metal Width: Metal1 = 0.5 / Metal2 = 0.6 / Metal3 = 0.6 microns (as drawn)
 F. Minimum Metal Spacing: Metal1 = 0.45 / Metal2 = 0.5 / Metal3 = 0.6 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.
 H. Isolation Dielectric: SiO₂
 I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = 1 \over MTTF$$
 = 1.83 (Chi square value for MTTF upper limit)

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$x = 22.4 \times 10^{-9}$$

3 = 22.4 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maximic.com/. Current monitor data for the S4 Process results in a FIT Rate of 4.6 @ 25C and 79.2 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The AS79 die type has been found to have all pins able to withstand a transient pulse of:

HBM ESD: +/-2500 V per JESD22-A114 MM ESD: +/-250V per JESD22-A115

Latch-Up testing has shown that this device withstands a current of +/-250 mA.



Table 1

Reliability Evaluation Test Results

MAX4740ETE+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test ((Note 1)				
	Ta = 135°C Biased	DC Parameters	48	0	
	Time = 192 hrs.	& functionality			
Moisture Testing	(Note 2)				
85/85	Ta = 85°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 1000hrs.				
Mechanical Stres	ss (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010				

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data