# RELIABILITY REPORT

FOR

# MAX472xxA

PLASTIC ENCAPSULATED DEVICES

January 20, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX472 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

V. ......Quality Assurance Information

VI. .....Reliability Evaluation

VI. .....Reliability Evaluation

VI. .....Attachments

# I. Device Description

#### A. General

The MAX472 is a complete, bidirectional, high-side current-sense amplifier for portable PCs, telephones, and other systems where battery/DC power-line monitoring is critical. High-side power-line monitoring is especially useful in battery-powered systems, since it does not interfere with the ground paths of the battery chargers or monitors often found in "smart" batteries.

For applications requiring high current or increased flexibility, the MAX472 functions with external sense and gain-setting resistors. This device has a current output that can be converted to a ground-referred voltage with a single resistor, allowing a wide range of battery voltages and currents.

An open-collector SIGN output indicates current-flow direction, so the user can monitor whether a battery is being charged or discharged. This device operates from 3V to 36V, draws less than  $100\mu A$  over temperature, and includes a  $18\mu A$  max shutdown mode.

Doting

# B. Absolute Maximum Ratings

| <u>item</u>   | Rating  |
|---|---|
| Supply Voltage, RS+, RS-, V <sub>CC</sub> to GND Differential Input Voltage, RG1 to RG2 Voltage at Any Pin Except SIGN Voltage at SIGN Current into SHDN, GND, OUT, RG1, RG2, V <sub>CC</sub> Current into SIGN | -0.3V, +40V<br>±0.3V<br>-0.3V to (V <sub>CC</sub> + 0.3V)<br>-0.3V to +40V<br>±50mA<br>+10mA, -50mA |
| Junction Temperature Range  | -60°C to +150°  |
| Storage Temp.   | -65°C to +160°C   |
| Lead Temp. (10 sec.)  | +300°C  |
| Continuous Power Dissipation (TA=+70°C)   |   |
| 8-Pin DIP   | 727mW   |
| 8-Pin SO  | 471mW   |
| Derates above +70°C   |   |
| 8-Pin DIP   | 9.09mW/°C   |
| 8-Pin SO  | 5.88mW/°C   |

# **II. Manufacturing Information**

A. Description/Function: Precision, High-Side Current-Sense Amplifier

B. Process: BB5 (Standard 44V 5 micron Bipolar Process)

C. Number of Device Transistors: 123

D. Fabrication Location: Arizona, USA

E. Assembly Location: Philippines, Malaysia, or Thailand

F. Date of Initial Production: November, 1994

# III. Packaging Information

A. Package Type: 8-Lead SO 8-Lead DIP

B. Lead Frame: Copper Copper

C. Lead Finish: Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.) Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-0601-0497 Buildsheet # 05-0601-0496

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1 Level 1

#### IV. Die Information

A. Dimensions: 82 x 80 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 5 microns (as drawn)

F. Minimum Metal Spacing: 5 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director) Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 240 \times 2}$$
 (Chi square value for MTTF upper limit) 
$$\frac{1}{\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$
 
$$\lambda = 4.52 \times 10^{-9}$$
 
$$\lambda = 4.52 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5010) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1M).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard  $85^{\circ}$ C/85%RH testing is done per generic device/package family once a quarter.

#### C. E.S.D. and Latch-Up Testing

The OA59 die type has been found to have all pins able to withstand a transient pulse of  $\pm 3000$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit).

Latch-Up testing has shown that this device withstands a current of ±100mA.

# **Table 1**Reliability Evaluation Test Results

# MAX427xxA

| TEST ITEM            | TEST CONDITION  | FAILURE<br>IDENTIFICATION        | PACKAGE    | SAMPLE<br>SIZE | NUMBER OF<br>FAILURES |
|----------------------|---|----------------------------------|------------|----------------|-----------------------|
| Static Life Test     | t (Note 1)  |                                  |            |                |                       |
|                      | Ta = 135°C<br>Biased<br>Time = 192 hrs.                 | DC Parameters<br>& functionality |            | 240            | 0                     |
| Moisture Testir      | ng (Note 2)   |                                  |            |                |                       |
| Pressure Pot         | Ta = 121°C<br>P = 15 psi.<br>RH= 100%<br>Time = 168hrs. | DC Parameters<br>& functionality | PDIP<br>SO | 77<br>77       | 0                     |
| 85/85                | Ta = 85°C<br>RH = 85%<br>Biased<br>Time = 1000hrs.      | DC Parameters<br>& functionality |            | 77             | 0                     |
| Mechanical Str       | ess (Note 2)  |                                  |            |                |                       |
| Temperature<br>Cycle | -65°C/150°C<br>1000 Cycles<br>Method 1010               | DC Parameters<br>& functionality |            | 77             | 0                     |

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic package/process data.

#### Attachment #1


TABLE II. Pin combination to be tested. 1/2/


|    | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) |
|----|--|--|
| 1. | All pins except V <sub>PS1</sub> 3/  | All V <sub>PS1</sub> pins  |
| 2. | All input and output pins  | All other input-output pins  |


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground (e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

#### 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







| PKG.CODE: S8-5 |        | APPROVALS | DATE | MAXI               | 11    |
|----------------|--------|-----------|------|--------------------|-------|
| CAV./PAD SIZE: | PKG.   |           |      | BUILDSHEET NUMBER: | REV.: |
| 95 X 155       | DESIGN | -         | ,    | 05-0601-0497       | Α     |

