



RELIABILITY REPORT  
FOR  
MAX4552CEE+  
PLASTIC ENCAPSULATED DEVICES

June 18, 2010

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.  
SUNNYVALE, CA 94086

<b>Approved by</b>
Don Lipps
Quality Assurance
Manager, Reliability Engineering

## Conclusion

The MAX4552CEE+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

I. ....Device Description	V. ....Quality Assurance Information
II. ....Manufacturing Information	VI. ....Reliability Evaluation
III. ....Packaging Information	IV. ....Die Information
.....Attachments	

## I. Device Description

### A. General

The MAX4551/MAX4552/MAX4553 are quad, low-voltage, single-pole/single-throw (SPST) analog switches. Each switch is protected against  $\pm 15\text{kV}$  electrostatic discharge (ESD) shocks, without latchup or damage. On-resistance (100 max) is matched between switches to 4 max, and is flat (8 max) over the specified signal range. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 1nA at  $+25^{\circ}\text{C}$  and 10nA at  $+85^{\circ}\text{C}$ . The MAX4551 has four normally closed (NC) switches, and the MAX4552 has four normally open (NO) switches. The MAX4553 has two NC and two NO switches. These CMOS switches can operate with dual power supplies ranging from  $\pm 2\text{V}$  to  $\pm 6\text{V}$  or a single supply between  $+2\text{V}$  and  $+12\text{V}$ . They are fully specified for single  $+2.7\text{V}$  operation. All digital inputs have  $+0.8\text{V}$  and  $+2.4\text{V}$  logic thresholds, ensuring TTL/CMOS-logic compatibility when using  $\pm 5\text{V}$  or a single  $+5\text{V}$  supply.

## II. Manufacturing Information

A. Description/Function:	±15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches
B. Process:	S3
C. Number of Device Transistors:	
D. Fabrication Location:	Oregon
E. Assembly Location:	Malaysia, Philippines, Thailand
F. Date of Initial Production:	October 24, 1998

## III. Packaging Information

A. Package Type:	16-pin QSOP
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-1201-0054
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	120°C/W
K. Single Layer Theta Jc:	37°C/W
L. Multi Layer Theta Ja:	103.7°C/W
M. Multi Layer Theta Jc:	37°C/W

## IV. Die Information

A. Dimensions:	61 X 80 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	3.0 microns (as drawn)
F. Minimum Metal Spacing:	3.0 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

- |                                   |   |
|-----------------------------------|---|
| A. Quality Assurance Contacts:    | Don Lipps (Manager, Reliability Engineering)<br>Bryan Preeshl (Managing Director of QA)         |
| B. Outgoing Inspection Level:     | 0.1% for all electrical parameters guaranteed by the Datasheet.<br>0.1% For all Visual Defects. |
| C. Observed Outgoing Defect Rate: | < 50 ppm  |
| D. Sampling Plan:                 | Mil-Std-105D  |

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 320 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 3.4 \times 10^{-9}$$

$$\lambda = 3.4 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at <http://www.maxim-ic.com/qa/reliability/monitor>. Cumulative monitor data for the S3 Process results in a FIT Rate of 0.04 @ 25C and 0.69 @ 55C (0.8 eV, 60% UCL)

### B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

### C. E.S.D. and Latch-Up Testing

The AH04-1 die type has been found to have all pins able to withstand a HBM transient pulse of +/-1000V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250mA.

**Table 1**  
Reliability Evaluation Test Results

**MAX4552CEE+**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
<b>Static Life Test</b> (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	320	0
<b>Moisture Testing</b> (Note 2)				
HAST	Ta = 130°C RH = 85% Biased Time = 96hrs.	DC Parameters & functionality	77	0
<b>Mechanical Stress</b> (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data