

RELIABILITY REPORT
FOR
MAX4510EUT+

PLASTIC ENCAPSULATED DEVICES

June 18, 2009

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by			
Ken Wendel			
Quality Assurance			
Director, Reliability Engineering			



Conclusion

The MAX4510EUT+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

Table of Contents

IDevice Description	VQuality Assurance Information		
IIManufacturing Information	VIReliability Evaluation		
IIIPackaging Information	IVDie Information		
Attachments			

I. Device Description

A. General

The MAX4510/MAX4520 single-pole/single-throw (SPST), fault-protected analog switches feature a fault-protected input and rail-to-rail signal-handling capability. The normally open (NO) and normally closed (NC) terminals are protected from overvoltage faults up to 36V during power-on and 44V with power off. During a fault condition, the switch input terminal (NO or NC) becomes an open circuit; only nanoamperes of leakage current flow from the fault source, and the switch output (COM) furnishes up to 13mA of the appropriate polarity supply voltage to the load. This ensures unambiguous rail-to-rail outputs when a fault begins and ends.

On-resistance is 160 max. The off-leakage current is only 0.5nA at +25°C and 10nA at +85°C. The MAX4510 is a normally closed switch, while the MAX4520 is a normally open switch. These CMOS switches operate with dual power supplies ranging from ±4.5V to ±20V or a single supply between +9V and +36V.

The digital input has ± 0.8 V and ± 2.4 V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using ± 15 V or a single ± 12 V supply. The MAX4510/MAX4520 are available in 6-pin SOT23 and 8-pin ± 12 V supply.



II. Manufacturing Information

A. Description/Function: Rail-to-Rail, Fault-Protected, SPST Analog Switches

B. Process: S5HV

C. Number of Device Transistors:

D. Fabrication Location: Oregon
E. Assembly Location: Thailand

F. Date of Initial Production: October 19, 1999

III. Packaging Information

A. Package Type: 6-pin SOT23
B. Lead Frame: Copper Alloy
C. Lead Finish: 100% matte Tin

D. Die Attach: Non-conductive Epoxy
E. Bondwire: Gold (1 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-1201-0091
H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

D. Backside Metallization:

J. Single Layer Theta Jb: 115*°C/W
K. Single Layer Theta Jc: 80°C/W
L. Multi Layer Theta Ja: 74.6°C/W
M. Multi Layer Theta Jc: 6.1°C/W

IV. Die Information

A. Dimensions: 57 X 38 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide

None

C. Interconnect: Al/0.5% Cu

E. Minimum Metal Width: 5.0 microns (as drawn)F. Minimum Metal Spacing: 5.0 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.
H. Isolation Dielectric: SiO₂
I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = 1$$
 = 4.04 (Chi square value for MTTF upper limit)
MTTF 192 x 4340 x 77 x 2

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 30.8 \times 10^{-9}$$

3. = 30.8 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the S5HV Process results in a FIT Rate of 1.38 @ 25C and 16.71 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The AH35 die type has been found to have all pins able to withstand a HBM transient pulse of +/-500 V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250 mA.



Table 1

Reliability Evaluation Test Results

MAX4510EUT+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test ((Note 1)				
	Ta = 135°C	DC Parameters	77	1	
	Biased	& functionality			
	Time = 192 hrs.				
Moisture Testing	(Note 2)				
85/85	Ta = 85°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 1000hrs.				
Mechanical Stres	ss (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010	·			

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data