MAX4502xxx Rev. A

RELIABILITY REPORT

FOR

MAX4502xxx

PLASTIC ENCAPSULATED DEVICES

April 15, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

eA

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

ull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX4502 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX4502 is a single-pole/single-throw (SPST), low-voltage, single-supply, CMOS analog switch. The MAX4502 is normally closed (NC).

This CMOS switch can operate continuously with a single supply between +2V and +12V. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 1.0nA at +25°C or 10nA at +85°C.

The digital input has 0.8V and 2.4V logic thresholds, ensuring TTL/CMOS-logic compatibility when using a single +5V supply.

B. Absolute Maximum Ratings

| ltem | Rating |
|--------------------------------------|-----------------------------------|
| (Voltages Referenced to GND) | |
| V+ | -0.3V, +13V |
| Voltage into Any Terminal (Note 1) | -0.3V to (V+ +0.3V) |
| | or ±10mA (whichever occurs first) |
| Continuous Current into Any Terminal | ±10mA |
| Peak Current, NO_ or COM_ | |
| (pulsed at 1ms, 10% duty cycle) | ±20mA |
| ESD per Method 3015.7 | >2000V |
| Storage Temp. | -65°C to +160°C |
| Lead Temp. (10 sec.) | +300°C |
| Continuous Power Dissipation | |
| 5-Lead SOT23 | 571mW |
| 8-Lead SO | 471mW |
| 8-Lead PDIP | 727mW |
| Derates above +70°C | |
| 5-Lead SOT23 | 7.1mW/°C |
| 8-Lead SO | 5.88mW/°C |
| 8-Lead PDIP | 9.09mW/°C |

Note 1: Voltages exceeding V+ or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

II. Manufacturing Information

| A. Description/Function: | Low-Voltage, SPST, CMOS Analog Switch |
|----------------------------------|--|
| B. Process: | S3 (Standard 3 micron silicon gate CMOS) |
| C. Number of Device Transistors: | 17 |
| D. Fabrication Location: | Oregon, USA |
| E. Assembly Location: | Malaysia, Philippines or Thailand |
| F. Date of Initial Production: | April, 1996 |

III. Packaging Information

| A. Package Type: | 5 Lead SOT-23 | 8-Lead PDIP | 8-Lead SO |
|---|--------------------------|--------------------------|--------------------------|
| B. Lead Frame: | Copper | Copper | Copper |
| C. Lead Finish: | Solder Plate | Solder Plate | Solder Plate |
| D. Die Attach: | Non-Conductive Epoxy | Silver-Filled Epoxy | Silver-Filled Epoxy |
| E. Bondwire: | Gold (1 mil dia.) | Gold (1 mil dia.) | Gold (1 mil dia.) |
| F. Mold Material: | Epoxy with silica filler | Epoxy with silica filler | Epoxy with silica filler |
| G. Assembly Diagram: | # 05-0301-0766 | # 05-0301-0764 | # 05-0301-0765 |
| H. Flammability Rating: | Class UL94-V0 | | |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-112: | Level 1 | Level 1 | Level 1 |

IV. Die Information

| A. Dimensions: | 31 x 29 mils |
|----------------------------|-------------------------|
| B. Passivation: | SiN/SiO (nitride/oxide) |
| C. Interconnect: | Aluminum/Si (Si = 1%) |
| D. Backside Metallization: | None |
| E. Minimum Metal Width: | 3 microns (as drawn) |
| F. Minimum Metal Spacing: | 3 microns (as drawn) |
| G. Bondpad Dimensions: | 5 mil. Sq. |
| H. Isolation Dielectric: | SiO ₂ |
| I. Die Separation Method: | Wafer Saw |

V. Quality Assurance Information

| Α. | Quality Assurance Contacts: | Jim Pedicord (Reliability Lab Manager) |
|----|-----------------------------|--|
| | | Bryan Preeshl (Executive Director) |
| | | Kenneth Huening (Vice President) |

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 237 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

λ = 4.58 x 10⁻⁹

 λ = 4.58 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5174) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The AG80-1 die type has been found to have all pins able to withstand a transient pulse of ± 2000 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 100 mA.

Table 1 Reliability Evaluation Test Results

MAX4502xxx

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|----------------------|---|----------------------------------|---------------------|----------------|-----------------------|
| Static Life Test | (Note 1) | | | | |
| | Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | | 273 | 0 |
| Moisture Testir | ng (Note 2) | | | | |
| Pressure Pot | Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs. | DC Parameters & functionality | PDIP SO SOT23 | 77 77 77 | 0 0 0 |
| 85/85 | Ta = 85°C RH = 85% Biased Time = 1000hrs. | DC Parameters & functionality | | 77 | 0 |
| Mechanical Str | ess (Note 2) | | | | |
| Temperature Cycle | -65°C/150°C 1000 Cycles Method 1010 | DC Parameters | | 77 | 0 |

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1


| | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) | | |
|----|---|---|--|--|
| 1. | All pins except V _{PS1} <u>3/</u> | All V_{PS1} pins | | |
| 2. | All input and output pins | All other input-output pins | | |


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\frac{\ddot{2}}{3}$ No connects are not to be tested. $\underline{3}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

- 3.4 Pin combinations to be tested.
 - Each pin individually connected to terminal A with respect to the device ground pin(s) connected a. to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - Each pin individually connected to terminal A with respect to each different set of a combination b. of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - Each input and each output individually connected to terminal A with respect to a combination of c. all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





Ø- BONDING AREA

USE NON-CONDUCTIVE EPOXY DIE ATTACH 84-3J*

NDTE: CAVITY DOWN

| PKG.CODE: U5-1 CAV./PAD SIZE: PKG. 64X45 DESIG | APPROVALS GN | DATE | BUILDSHEET NUMBER: REV.: 05-0301-0766 A |
|--|-----------------|------|--|
| | | | |

| | | | | | 8 7 6 5 1 | | |
|-------------------------|-------------------------------|-------------------|-------------|------|------------|-------------------------------|-----------|
| | | | | | | | |
| PKG.CDDE: Cav./Pad S | <u>S8-2</u> IZE: 90 X S | 90 PKG. DESIGN | 2 IAVIT999A | ΝΔΤΓ | BUILDSHEET | NUMBER: NUMBER: NUMBER: | EV.: A |

•

