RELIABILITY REPORT

FOR

MAX4494AxA

PLASTIC ENCAPSULATED DEVICES

April 10, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Manager, Reliability Operations Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX4494 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

I. Device Description

A. General

The MAX4494 dual general-purpose operational amplifier ia designed for use in systems powered with dual supplies from $\pm 2.25 \text{V}$ to $\pm 5.5 \text{V}$. Thia op amp providea a unity-gain bandwidth of 3MHz with only 650 μ A of quiescent current per amplifier. The wide input common-mode range extends from 200mV beyond the negative rail to within 1.5V of the positive supply rail while the output swings within 10mV ($R_L = 100 \text{k}\Omega$) of either rail.

Thia amplifier has excellent (120dB) open-loop gain with very low THD+N of 0.002% (f = 1kHz). The dual MAX4494 is available in the space-saving 8-pin SOT23 and is rated at the automotive temperature range of -40°C to +125°C

B. Absolute Maximum Ratings

<u>ltem</u>	Rating
Supply Voltage (VCC to VEE) Voltage from Any Pin to Ground or Any Other Pin Output Short-Circuit Duration to VCC, VEE, or Ground Operating Temperature Range Storage Temperature Range	+12V (VEE - 0.3V) to (VCC + 0.3V) Continuous -40°C to +125°C -65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C) 8-Pin SO	471mW
8-Pin uMAX	362Mw
8-Pin SOT	727mW
Derates above +70°C	
8-Pin SO	5.88mW/°C
8-Pin uMAX	4.5mW/°C
8-Pin SOT	9.1mW/°C

II. Manufacturing Information

A. Description/Function: Low-Power, General-Purpose, Dual-Supply, Rail-to-Rail Op Amp

B. Process: CB20 - Complementary Bipolar Process

C. Number of Device Transistors: 159

D. Fabrication Location: Oregon, USA

E. Assembly Location: Philippines, Malaysia or Thailand

F. Date of Initial Production: October, 2001

III. Packaging Information

A. Package Type:	8-Lead SO	8-Lead	uMAX	8-Lead SOT
B. Lead Frame:	Copper	Copper		Copper
C. Lead Finish:	Solder Plate	Solder Plate		Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	y	Silver-filled Epoxy
E. Bondwire:	Gold (1.0 mil dia.)	Gold (1.0 mil dia.	.)	Gold (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica	filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-2501-0086	# 05-2501-0120		# 05-2501-0085
H. Flammability Rating:	Class UL94-V0	Class UL94-V0		Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1	Level 1		Level 1

IV. Die Information

A. Dimensions: 78 x 24 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Gold

D. Backside Metallization: None

E. Minimum Metal Width: 2 microns (as drawn)

F. Minimum Metal Spacing: 2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: iO_2

Wafer Saw I. Die Separation Method:

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Rel Operations)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 79 \text{ x } 2}$$
(Chi square value for MTTF upper limit)
$$\frac{1}{\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 13.75 \text{ x } 10^{-9}$$

$$\lambda = 13.75 \text{ F.I.T. (60% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5638) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The OX46 die type has been found to have all pins able to withstand a transient pulse of ±2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ±150mA.

Table 1 Reliability Evaluation Test Results

MAX4494AxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE		NUMBER OF FAILURES
Static Life Test	: (Note 1)					_
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		79		0
Moisture Testir	ng (Note 2)					
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SO uMAX SOT	77 77 77	75	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77		0
Mechanical Str	ess (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77		0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.


- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\lambda_{S1} \), or \(\lambda_{S2} \) or \(\lambda_{S3} \) or \(\lambda_{CC1} \), or \(\lambda_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.




Method 3015.7 Notice 8



PKG. CODE: U8-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETAR		
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:	
68×94	DESIGN			05-2501-0120	D	





NOTE: CAVITY DOWN

BONDABLE AREA

PKG. CODE: K8-5		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETARY		
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:	
88×28	DESIGN			05-2501-0085	$\mid D \mid$	

