



RELIABILITY REPORT  
FOR  
MAX4231xxx+  
(MAX4230 – MAX4234)  
PLASTIC ENCAPSULATED DEVICES

July 5, 2009

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.  
SUNNYVALE, CA 94086

<b>Approved by</b>
Ken Wendel
Quality Assurance
Director, Reliability Engineering

## Conclusion

The MAX4231xxx+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

I. ....Device Description	V. ....Quality Assurance Information
II. ....Manufacturing Information	VI. ....Reliability Evaluation
III. ....Packaging Information	IV. ....Die Information
.....Attachments	

## I. Device Description

### A. General

The MAX4230-MAX4234 single/dual/quad, high-output-drive CMOS op amps feature 200mA of peak output current, rail-to-rail input, and output capability from single 2.7V to 5.5V supply. These amplifiers exhibit high slew rate of 10V/ $\mu$ s and a gain-bandwidth product (GBWP) of 10MHz. The MAX4230-MAX4234 can drive typical headset levels (32 ), as well as bias an RF power amplifier (PA) in wireless handset applications. The MAX4230 comes in a tiny 5-pin SC70 package and the MAX4231, single with shutdown, is offered in the 6-pin SC70 package and a 1.5mm x 1.0mm x 0.5mm ultra-thin  $\mu$ DFN package. The dual op-amp MAX4233 offered in the space-saving 10-bump chip-scale package (UCSP(tm)), providing the smallest footprint area for a dual op amp with shutdown. These op amps are designed to be part of the PA control circuitry, biasing RF PAs in wireless headsets. The MAX4231/MAX4233 offer a active-low SHDN feature that drives the output low. This ensures that the RF PA is fully disabled when needed, preventing unconverted signals to the RF antenna. The MAX4230 family offers low offsets, wide bandwidth, and high-output drive in a tiny 2.1mm x 2.0mm space-saving SC70 package. These parts are offered over the automotive temperature range (-40°C to +125°C).

## II. Manufacturing Information

A. Description/Function:	High-Output-Drive, 10MHz, 10V/ $\mu$ s, Rail-to-Rail I/O Op Amps with Shutdown
B. Process:	TSMC 0.5 $\mu$ m Silicon Gate CMOS
C. Number of Device Transistors:	
D. Fabrication Location:	Taiwan
E. Assembly Location:	ATP Philippines, UTL Thailand, Unisem Malaysia
F. Date of Initial Production:	January 26, 2002

## III. Packaging Information

A. Package Type:	8-pin uMAX
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive Epoxy
E. Bondwire:	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-2501-0213
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	221°C/W
K. Single Layer Theta Jc:	41.9°C/W
L. Multi Layer Theta Ja:	206.3°C/W
M. Multi Layer Theta Jc:	41.9°C/W

## IV. Die Information

A. Dimensions:	24 X 65 mils
B. Passivation:	SiO <sub>2</sub> (Oxide)/Si <sub>3</sub> N <sub>4</sub> (Nitride)
C. Interconnect:	Al/Cu (0.5%)
D. Backside Metallization:	None
E. Minimum Metal Width:	0.5 $\mu$ m
F. Minimum Metal Spacing:	0.5 $\mu$ m
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	Silicon dioxide
I. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

A. Quality Assurance Contacts:	Ken Wendel (Director, Reliability Engineering) Bryan Preeshl (Managing Director of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 78 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 13.8 \times 10^{-9}$$

$$\lambda = 13.8 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at <http://www.maxim-ic.com/>. Current monitor data for the TSMC 0.5um Process results in a FIT Rate of 4.5 @ 25C and 77.5 @ 55C (0.8 eV, 60% UCL)

### B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

### C. E.S.D. and Latch-Up Testing

The OX75-1 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500 V per JEDEC JESD22-A114-D. Latch-Up testing has shown that this device withstands a current of +/-200 mA.

**Table 1**  
Reliability Evaluation Test Results

**MAX4231xxx+**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
<b>Static Life Test</b> (Note 1)	Ta = Biased Time = 192 hrs.	DC Parameters & functionality	78	0
<b>Moisture Testing</b> (Note 2) 85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
<b>Mechanical Stress</b> (Note 2) Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data