

FOR
MAX4163EBL+T
CHIP SCALE PACKAGE

May 6, 2016

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by					
Eric Wright					
Quality Assurance					
Reliability Engineer					



Conclusion

The MAX4163EBL+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

I.Device Description

IV.Quality Assurance Information

III.Packaging Information

VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX4162/MAX4163/MAX4164 are single/dual/quad, micropower operational amplifiers that combine an exceptional bandwidth to power consumption ratio with true rail-to-rail inputs and outputs. They consume a mere 25µA quiescent current per amplifier, yet achieve 200kHz gain-bandwidth product and are unity-gain stable while driving any capacitive load. The MAX4162/MAX4163/MAX4164 operate from either a single supply (2.5V to 10V) or dual supplies (±1.25V to ±5V), with an input common-mode voltage range that extends 250mV beyond either supply rail. These amplifiers use a proprietary architecture to achieve a very high input common-mode rejection ratio without the mid-swing nonlinearities present in other rail-to-rail op amps. This architecture also maintains high open-loop gain and output swing while driving substantial loads. The combination of excellent bandwidth/power performance, single-supply operation, and miniature footprint makes these op amps ideal for portable equipment and other low-power, single-supply applications. The single MAX4162 is available in 8-pin SO and space-saving 5-pin SOT23 packages. The MAX4163 is available in a 9-pin ultra chip-scale package (UCSP^(tm)) and an 8-pin µMAX® or SO package. The MAX4164 is available in a 14-pin SO package.



II. Manufacturing Information

A. Description/Function: SOT23, Micropower, Single-Supply, Rail-to-Rail I/O Op Amps

B. Process: B12C. Fabrication Location: USA

D. Assembly Location: USA, Philippines, Thailand, Malaysia

E. Date of Initial Production: April 26, 1997

III. Packaging Information

A. Package Type: 9-pin UCSP 8-pin uMAX 8-pin SOIC
B. Lead Frame: N/A Copper Copper

C. Lead Finish:
D. Die Attach:
N/A
None
Conductive
Conductive
E. Bondwire:
N/A
Au (1 mil dia.)
Au (1 mil dia.)

F. Mold Material: None Epoxy with silica filler Epoxy with silica filler
G. Assembly Diagram: #05-2501-0204 #05-3001-0020 #05-3001-0019
H. Flammability Rating: Class UL94-V0 Class UL94-V0
I. Classification of Moisture Sensitivity Level 1 Level 1 Level 1

 Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C

N/A 221°C/W 170°C/W J. Single Layer Theta Ja: 42°C/W 40°C/W K. Single Layer Theta Jc: N/A 211°C/W 132°C/W L. Multi Layer Theta Ja: 206.3°C/W 42°C/W M. Multi Layer Theta Jc: N/A 38°C/W

IV. Die Information

A. Dimensions: 64X64 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier

D. Backside Metallization: None

E. Minimum Metal Width: 1.2 microns (as drawn)F. Minimum Metal Spacing: 1.2 microns (as drawn)

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Eric Wright (Reliability Engineering)

Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% for all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm
D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (A) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 80 \times 2}$$
 (Chi square value for MTTF upper limit)

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 13.7 \times 10^{-9}$$

3 = 13.7 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the B12 Process results in a FIT Rate of 0.06 @ 25°C and 1.06 @ 55°C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing

The OP02/OX96 die type has been found to have all pins able to withstand an HBM transient pulse of +/-1500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.



Table 1Reliability Evaluation Test Results

MAX4163EBL+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS	
Static Life Test (Note 1)						
	Ta = 135°C	DC Parameters	80	0		
	Biased	& functionality				
	Time = 192 hrs.					

Note 1: Life Test Data may represent plastic DIP qualification lots.