MAX3802UGK Rev. B

RELIABILITY REPORT

FOR

MAX3802UGK

PLASTIC ENCAPSULATED DEVICES

April 30, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

201

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

!Vull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3802 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX3802 has four independent adaptive cable equalizers and cable drivers on a single chip. It is designed for coaxial and twin-axial cable point-to-point scrambled-data communication applications. The driver features differential current-mode logic (CML) inputs and outputs. The equalizer includes differential CML data inputs and outputs and a TTL loss-of-signal (LOS-bar) output.

The adaptive cable equalizer can equalize differential or single-ended signals at data rates up to 3.2Gbps. It automatically adjusts to attenuation caused by skin- effect losses of 30dB at 1.6GHz. The equalizer effectively extends the usable length of copper cable in high-frequency interconnect applications.

B. Absolute Maximum Ratings

<u>Item</u>

Supply Voltage (V _{cc} to GND)
Voltage at /LOS_,CIM_,RMOD_
Voltage at EIN_+,EIN,DIN_+,DIN
Current Out of EOT_+,EOUT,DOUT_+,DOUT
Storage Temp.
Lead Temp. (10 sec.)
Power Dissipation
68-Pin QFN
Derates above +70°C
68-Pin QFN

Rating

```
-0.5V to +6V
-0.5V to (VCC +0.5V)
(VCC - 1V) to (VCC + 0.5V)
25mA
-55°C to +150°C
+300°C
```

1.44W

44.8mW/°C

II. Manufacturing Information

A. Description/Function:	3.2Gbps Quad Adaptive Cable Equalizer with Cable Driver
B. Process:	GST33
C. Number of Device Transistors:	5408
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	Korea
F. Date of Initial Production:	January, 2002

III. Packaging Information

A. Package Type:	68-Pin QFN
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.2 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-7001-0577
H. Flammability Rating:	Class UL94-V0
 Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: 	Level 3

IV. Die Information

A. Dimensions:	210 x 210 mils
B. Passivation:	Si ₃ N ₄ (Silicon nitride)
C. Interconnect:	Poly / Au
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1: 1.2; Metal2: 1.2; Metal3: 2.8; Metal4: 5.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1: 1.3; Metal2: 1.4; Metal3: 2.6; Metal4: 2.6 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

P	. Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
		Bryan Preeshl	(Executive Director of QA)
		Kenneth Huening	(Vice President)
E	 Outgoing Inspection Level: 	0.1% for all electri	cal parameters guaranteed by the Datasheet.

- 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 9823 \text{ x } 44 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$L$$

$$Temperature Acceleration factor assuming an activation energy of 0.8eV$$

$$\lambda = 11.03 \text{ x } 10^{-8} \qquad \lambda = 11.03 \text{ F.I.T.} \text{ (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (06-7059) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The HT21Z die type has been found to have all pins able to withstand a transient pulse of \pm 400V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1Reliability Evaluation Test Results

MAX3802UGK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)			
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	44	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Stress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic process/package data.

Attachment #1

TABLE II.	Pin combination to be tested.	1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2}$ / No connects are not to be tested.
- $\overline{\underline{3}}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 <u>Pin combinations to be tested.</u>

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





