RELIABILITY REPORT

FOR

MAX3658AETA

PLASTIC ENCAPSULATED DEVICES

January 19, 2004

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3658 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description
II.Manufacturing Information
III.Packaging Information
IV.Die Information

V.Quality Assurance Information
VI.Reliability Evaluation
.....Attachments

I. Device Description

A. General

The MAX3658 is a transimpedance preamplifier for receivers operating up to 622Mbps. Low noise, high gain, and low power dissipation make it ideal for fiber access and small form-factor transceivers.

The MAX3658 features 45nA input-referred noise, 18kW transimpedance gain, 580MHz bandwidth, and 2mAP-P input overload. Operating from a +3.3V supply, the MAX3658 consumes only 66mW. An integrated filter resistor provides positive bias for the photodiode. These features, combined with a small die size, allow easy assembly into a TO-46 header with a photodiode. The MAX3658 also includes an average photocurrent monitor.

The MAX3658 has typical optical sensitivity of -33dBm (0.9A/W), which exceeds the class-B APON requirements. Typical optical overload is 1dBm. The MAX3658 is available in die form with both output polarities (MAX3658A and MAX3658B). The MAX3658A is also available in a 3mm x 3mm 8-pin TDFN package.

B. Absolute Maximum Ratings

Rating Item Supply Voltage (VCC) -0.5V to +4.2V Current into IN +5mA Voltage at OUT+, OUT-(VCC - 1.2V) to (VCC + 0.5V) Voltage FILT, MON -0.5V to (VCC + 0.5V) Operating Temperature Range -40°C to +85°C Operating Junction Temperature Range (die) -40°C to +150°C Storage Temperature Range -55°C to +150°C Lead Temperature (soldering, 10s) +300°C Die Attach Temperature +400°C Continuous Power Dissipation ($TA = +85^{\circ}C$) 8-Pin Thin DFN 1951.2mW Derates above +85°C 8-Pin Thin DFN 24.4mW/°C

II. Manufacturing Information

A. Description/Function: 622Mbps, Low-Noise, High-Gain Transimpedance Preamplifier

B. Process: GST4-F60

C. Number of Device Transistors: 833

D. Fabrication Location: Oregon, USA

E. Assembly Location: Thailand

F. Date of Initial Production: October, 2003

III. Packaging Information

A. Package Type: 8-Pin DFN (3 x 3)

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-filled epoxy

E. Bondwire: Gold (1.2 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-9000-0750

H. Flammability Rating: Class: UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 52 x 29 mils

B. Passivation: Si₃N₄ (Silicon nitride)

C. Interconnect: Au

D. Backside Metallization: None

E. Minimum Metal Width: Metal1: 1.2; Metal2: 1.2; Metal3: 1.2; Metal4: 5.6 microns (as drawn)

F. Minimum Metal Spacing: Metal1: 1.6; Metal2: 1.6; Metal3: 1.6; Metal4: 4.2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 9823 \text{ x } 44 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 11.03 \text{ x } 10^{-8}$$

$$\lambda = 11.03 \text{ F.I.T. (60% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (Spec.# 06-7122) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Reports (RR-1M & RR-B3A).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The HD36 die type has been found to have all pins able to withstand a transient pulse of <200V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ±250 mA.

Table 1Reliability Evaluation Test Results

MAX3658AETA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	44	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic process/package data.

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins


- Table II is restated in narrative form in 3.4 below.
- No connects are not to be tested. Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S_1}$, $-V_{S_1}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected to a. terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- Each pin individually connected to terminal A with respect to each different set of a combination of b. all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of all c. the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





PKG. CODE: T833-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
71×102	DESIGN			05-9000-0750	A

