MAX3275U/D Rev. A

RELIABILITY REPORT

FOR

MAX3275U/D

Die

April 20, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

en un

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Wull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3275 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX3275 transimpedance amplifiers provides a compact low-power solution for communication up to 2.125Gbps. It features 300nA input-referred noise at 2.1GHz bandwidth (BW) with 0.85pF input capacitance. The part also has 2mApp AC input overload.

The part operates from a single 3.3V supply and consumes only 83mW. The MAX3275 is a compact 24mil x 47mil die and requires no external compensation capacitor. A space-saving filter connection is provided for positive bias to the photodiode through an on-chip 600^{Ω} resistor to V_{CC}. This feature allows easy assembly into a TO-46 or TO-56 header with a photodiode.

B. Absolute Maximum Ratings

ltem	Rating
Power-Supply Voltage (VCC) Continuous CML Output Current	-0.5V to +4.0V
(OUT+, OUT-) Continuous Input Current (IN) Continuous Input Current (FILTER) Operating Junction Temperature Range (TJ) Storage Ambient Temperature Range (TSTG) Die Attach Temperature	-25mA to +25mA -4mA to +4mA -8mA to +8mA -55°C to +150°C -55°C to +150°C +400°C

II. Manufacturing Information

A. Description/Function:	Low-Noise, Fibre Channel Transimpedance Amplifiers
B. Process:	GST4-F60
C. Number of Device Transist	ors: 301
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	N/A
F. Date of Initial Production:	October, 2001

III. Packaging Information

A. Package Type:	Die
B. Lead Frame:	N/A
C. Lead Finish:	N/A
D. Die Attach:	N/A
E. Bondwire:	N/A
F. Mold Material:	N/A
G. Assembly Diagram:	N/A
H. Flammability Rating:	N/A
 Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: 	N/A

IV. Die Information

A. Dimensions:	26 x 48 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Au
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1: 1.2; Metal2: 1.2; Metal3: 1.2; Metal4: 5.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1: 1.6; Metal2: 1.6; Metal3: 1.6; Metal4: 4.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
		Bryan Preeshl	(Executive Director of QA)
		Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 9823 \text{ x } 45 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$

 $\lambda = 10.78 \text{ x } 10^{-8}$ $\lambda = 10.78 \text{ F.I.T.}$ (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. Attached Burn-In Schematic (Spec. # 06-7018) shows the static Burn-In circuit. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Reports (**RR-1M & RR-B3A**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The HD20 die type has been found to have all pins able to withstand a transient pulse of 600V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1Reliability Evaluation Test Results

MAX3275U/D

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	: (Note 1)			
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	45	0
Moisture Testir	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ess (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data represents packaged devices.

Note 2: Generic process data.

Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V _{PS1} pins
2.	All input and output pins	All other input-output pins


	TABLE II.	Pin combination to be tested.	<u>1/ 2</u> /
--	-----------	-------------------------------	---------------


- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\frac{2i}{3}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 <u>Pin combinations to be tested.</u>

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





DOCUMENT I.D. 06-7018