# **RELIABILITY REPORT**

FOR

## **MAX1864TEEE**

# PLASTIC ENCAPSULATED DEVICES

February 13,2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX1864T successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description

II. ......Manufacturing Information

III. ......Packaging Information

IV. ......Die Information

V. ......Quality Assurance Information

VI. .....Reliability Evaluation

IV. .....Attachments

## I. Device Description

#### A. General

The MAX1864T power-supply controllers are designed to address cost-conscious applications such as cable modem Consumer Premise Equipment (CPE), xDSL CPE, and set-top boxes. Operating off a low-cost, unregulated DC supply (such as a wall adapter output), the MAX1864T generates three positive outputs to provide a cost-effective system power supply.

The MAX1864T includes a current-mode synchronous step-down controller and two positive regulator gain blocks. The main synchronous step-down controller generates a high-current output that is preset to 3.3V or adjustable from 1.236V to 0.8 x V<sub>IN</sub> with an external resistive-divider. The 100kHz/200kHz operating frequency allows the use of low-cost aluminum-electrolytic capacitors and low-cost power magnetics. Additionally, the MAX1864T step-down controllers sense the voltage across the low-side MOSFET's on-resistance to efficiently provide the current-limit signal, eliminating the need for costly current-sense resistors.

The MAX1864T generate additional supply rails at low cost. The positive regulator gain blocks use an external PNP pass transistor to generate low-voltage rails directly from the main step-down converter (such as 2.5V or 1.8V from the main 3.3V output) or higher voltages using coupled windings from the step-down converter (such as 5V, 12V, or 15V).

All output voltages are externally adjustable, providing maximum flexibility. Additionally, the MAX1864T feature soft-start for the step-down converter and all the positive linear regulators, and have a power-good output that monitors all of the output voltages.

#### B. Absolute Maximum Ratings

| <u>ltem</u>   | <u>Rating</u>  |
|---|--|
| IN,B2,B3,B4 to Gnd<br>B5 to Out<br>VL,POK,FB,FB2,FB3,FB4,FB5 to Gnd | -0.3V to +30V<br>-20V to +0.3V<br>-0.3V to +6V         |
| LX to BST BST to GND DH to LX                                       | -6V to +0.3V<br>-0.3V to +36V<br>-0.3V to (VBst +0.3V) |
| DL,OUT,COMP,ILIM to Gnd VI Output Current                           | -0.3V to (VBSt +0.3V)<br>-0.3V to (VL +0.3V)<br>50mA   |
| LX to PGND Operating Temperature Range                              | -0.3V to $(V_{IN} 0.3V)$<br>-40°C to +85°C             |
| Storage Temp. Junction Teperature                                   | -65°C to +150°C<br>+150°C                              |
| Lead Temp. (10 sec.) Power Dissipation 16 Lead QSOP                 | +300°C<br>666W   |
| Derates above +70°C<br>16 Lead QSOP                                 | 8.3mW/°C   |

## **II. Manufacturing Information**

A. Description/Function: xDSL/Cable Modern Triple Output Power Supplies

B. Process: S8 - Standard .8 micron silicon gate CMOS

C. Number of Device Transistors: 1617

D. Fabrication Location: California, USA

E. Assembly Location: Philippines, Malaysia, Thailand or Korea

F. Date of Initial Production: April, 2001

# III. Packaging Information

A. Package Type: **16-Lead QSOP** 

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-filled epoxy

E. Bondwire: Gold (1.2 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-2301-0096

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

#### IV. Die Information

A. Dimensions: 70 x 92 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide)

C. Interconnect: TiW/ AlCu/ TiWN

D. Backside Metallization: None

E. Minimum Metal Width: .8 microns (as drawn)

F. Minimum Metal Spacing: .8 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \underbrace{\frac{1}{\text{MTTF}}}_{\text{MTTF}} = \underbrace{\frac{1.83}{192 \text{ x } 4389 \text{ x } 158 \text{ x } 2}}_{\text{Thermal acceleration factor assuming a } 0.8\text{eV activation energy}$$

$$\lambda = 6.87 \text{ x } 10^{-9}$$
  $\lambda = 6.87 \text{ F.I.T.}$  (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-5707) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1L).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

## C. E.S.D. and Latch-Up Testing

The PY71 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

# **Table 1**Reliability Evaluation Test Results

# MAX1864TEEE

| TEST ITEM            | TEST CONDITION  | FAILURE<br>IDENTIFICATION        | SAMPLE<br>SIZE | NUMBER OF<br>FAILURES |
|----------------------|---|----------------------------------|----------------|-----------------------|
| Static Life Tes      | t (Note 1)  |                                  |                |                       |
|                      | Ta = 135°C<br>Biased<br>Time = 192 hrs.                 | DC Parameters & functionality    | 158            | 0                     |
| Moisture Testi       | ng (Note 2)   |                                  |                |                       |
| Pressure Pot         | Ta = 121°C<br>P = 15 psi.<br>RH= 100%<br>Time = 168hrs. | DC Parameters<br>& functionality | 200            | 0                     |
| 85/85                | Ta = 85°C<br>RH = 85%<br>Biased<br>Time = 1000hrs.      | DC Parameters<br>& functionality | 77             | 0                     |
| Mechanical St        | ress (Note 2)   |                                  |                |                       |
| Temperature<br>Cycle | -65°C/150°C<br>1000 Cycles<br>Method 1010               | DC Parameters                    | 77             | 0                     |

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the Micro Max package.

Note 2: Generic package/process data

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


|    | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) |
|----|--|--|
| 1. | All pins except V <sub>PS1</sub> 3/  | All V <sub>PS1</sub> pins  |
| 2. | All input and output pins  | All other input-output pins  |


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S.}$  - $V_{S}$ ,  $V_{REF}$ , etc).

## 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \( \lambda\_{S1} \), or \( \lambda\_{S2} \) or \( \lambda\_{S3} \) or \( \lambda\_{CC1} \), or \( \lambda\_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





| PKG. CODE:<br>E16-1 |        | SIGNATURES | DATE | CONFIDENTIAL & PROPRIE |      |
|---------------------|--------|------------|------|------------------------|------|
| CAV./PAD SIZE:      | PKG.   | -          |      | BUND DIAGRAM #:        | REV: |
| 96X130              | DESIGN |            |      | 05-2301-0096           | Α    |

