MAX1847EEE Rev. A

**RELIABILITY REPORT** 

FOR

## MAX1847EEE

PLASTIC ENCAPSULATED DEVICES

April 28, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

e/h

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Kull

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX1847 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### Table of Contents

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

#### I. Device Description

A. General

MAX1847 high-efficiency PWM inverting controller allows designers to implement compact, low-noise, negativeoutput DC-DC converters for telecom and networking applications. The device operates from a +3V to +16.5V input and generates -2V to -200V output. To minimize switching noise, the device features a current-mode, constantfrequency PWM control scheme. The operating frequency can be set from 100kHz to 500kHz through a resistor.

The MAX1847 features clock synchronization and shutdown functions. The MAX1847 can also be configured to operate as an inverting flyback controller with an N-channel MOSFET and a transformer to deliver up to 70W. The MAX1847 is available in a 16-pin QSOP package.

Current-mode control simplifies compensation and provides good transient response. Accurate current-mode control and over current protection are achieved through low-side current sensing.

#### B. Absolute Maximum Ratings

ltem	Rating
IN, SHDN to GND	-0.3V to +20V
PGND to GND	-0.3V to +0.3V
VL to PGND for VIN = $5.7V$	-0.3V to (VIN + 0.3V)
VL to PGND for VIN $> 5.7V$	-0.3V to +6V
EXT to PGND	-0.3V to (VIN + 0.3V)
REF, COMP to GND	-0.3V to (VL + 0.3V)
CS, FB, FREQ, POL, SYNC to GND	-0.3V to +6V
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = $+70^{\circ}$ )	
16-Pin QSOP	696mW
Derates above +70°C	
16-Pin QSOP	8.3mW/°C

# II. Manufacturing Information

A. Description/Function:	High-Efficiency, Current-Mode, Inverting PWM Controller
B. Process:	B8
C. Number of Device Transistors:	2441
D. Fabrication Location:	California, USA
E. Assembly Location:	Korea, Philippines, Malaysia or Thailand
F. Date of Initial Production:	July, 2001

# III. Packaging Information

A. Package Type:	16-Lead QSOP
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled epoxy
E. Bondwire:	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-2301-0115
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity Per JEDEC standard JESD22-A112:	Level 1

### **IV. Die Information**

A. Dimensions:	62 x 87 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Copper/Silicon
D. Backside Metallization:	None
E. Minimum Metal Width:	.8 microns (as drawn)
F. Minimum Metal Spacing:	.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord	(Reliablity Lab Manager)
Bryan Preeshl	(Executive Director of QA)
Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = 13.57 \times 10^{-9}$$
  $\lambda = 13.57$  F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. #06-5860) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

#### C. E.S.D. and Latch-Up Testing

The PY85 die type has been found to have all pins able to withstand a transient pulse of  $\pm 200V$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

# Table 1Reliability Evaluation Test Results

#### MAX1847EEE

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testi	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	QSOP	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.


Note 2: Generic package/process data

#### Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


#### TABLE II. Pin combination to be tested. 1/2/

- <u>1/</u> Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- <u>3/</u> Repeat pin combination I for each named Power supply and for ground (e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).
- 3.4 Pin combinations to be tested.
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8

PKG. CODE: E16-1 SIGNATURES DATE /////CONFIDENTIAL & PROPRIETARY		
CAV./PAD_SIZE:         PKG.         BUND_DIAGRAM #:         REV:           96X130         DESIGN         05-2301-0115         A	E 16-1     CONFIDENTIAL & PROPRIE       CAV./PAD SIZE:     PKG.	tary REV:



DOCUMENT I.D. 06-5860 REVISION A	MAXIM TITLE: BI Circuit (MAX1847EEE)	PAGE 2 OF 3
----------------------------------	--------------------------------------	-------------