RELIABILITY REPORT

FOR

MAX1760EUB

PLASTIC ENCAPSULATED DEVICES

July 28, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX1760 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Reliability Evaluation

VI.Reliability Evaluation

VI.Reliability Evaluation

I. Device Description

A. General

The MAX1760 is a high-efficiency, low-noise, step-up DC-DC converter intended for use in battery-powered wireless applications. It maintains exceptionally low quiescent supply current (100µA) despite its high 1MHz operating frequency. Small external components and a tiny 10-pin µMAX package make this device an excellent choice for small hand-held applications requiring the longest possible battery life.

The MAX1760 uses a synchronous-rectified pulse-width-modulation (PWM) boost topology to generate 2.5V to 5.5V outputs from a wide range of input sources, such as 1 to 3 alkaline or NiCd/NiMH cells or a single lithium-ion (Li+) cell. Maxim's proprietary Idle-Mode™ circuitry significantly improves efficiency at light load currents while smoothly transitioning to fixed-frequency PWM operation at higher load currents to maintain excellent full-load efficiency.

Low-noise, forced PWM mode is available for applications requiring constant-frequency operation at all load currents. The MAX1760 may also be synchronized to an external clock to protect sensitive frequency bands in communications equipment. Analog soft-start and adjustable current limit permit optimization of efficiency, external component size, and output voltage ripple.

Datina

B. Absolute Maximum Ratings

ltom

<u>item</u>	Raung
ON, OUT, CLK/SEL to GND PGND to GND LX to PGND POUT to OUT REF, FB, ISET, POUT to GND Operating Temperature Range	-0.3V to +6V ±0.3V -0.3V to (VPOUT + 0.3V) ±0.3V -0.3V to (VOUT + 0.3V) -40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Power Dissipation 10-Pin μMAX	444mW
Derates above +70°C 10-Pin μMAX	5.6mW/°C

II. Manufacturing Information

A. Description/Function: 0.8A, Low-Noise, 1MHz, Step-Up DC-DC Converter

B. Process: B8 - Standard .8 micron silicon gate CMOS

C. Number of Device Transistors: 1361

D. Fabrication Location: California, USA

E. Assembly Location: Thailand, Malaysia or Philippines

F. Date of Initial Production: July, 2000

III. Packaging Information

A. Package Type: 16-Lead TSSOP

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: Buildsheet # 05-1101-0125

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 61 x 77 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Copper/Si

D. Backside Metallization: None

E. Minimum Metal Width: .8 microns (as drawn)

F. Minimum Metal Spacing: .8 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)
Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 155 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\lambda = 7.01 \text{ x } 10^{-9}$$

$$\lambda = 7.01 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-480) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The PX91 die type has been found to have all pins able to withstand a transient pulse of ± 1500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA.

Table 1Reliability Evaluation Test Results

MAX1760EUB

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	155	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical St	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Process/Package data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\lambda_{S1} \), or \(\lambda_{S2} \) or \(\lambda_{S3} \) or \(\lambda_{CC1} \), or \(\lambda_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8



PKG.CODE: U10-2		APPROVALS	DATE	NIXIXI	//
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER:	REV.:
68X94	DESIGN			05-1101-0125	Α