

RELIABILITY REPORT
FOR
MAX11617EWE+T
WAFER LEVEL PRODUCTS

August 13, 2013

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by
Sokhom Chum
Quality Assurance
Reliability Engineer



Conclusion

The MAX11617EWE+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

IDevice Description	IVDie Information
IIManufacturing Information	VQuality Assurance Information
IIIPackaging Information	VIReliability Evaluation
Attachments	

I. Device Description

A. General

The MAX11612-MAX11617 low-power, 12-bit, multichannel analog-to-digital converters (ADCs) feature internal track/hold (T/H), voltage reference, clock, and an I²C-compatible 2-wire serial interface. These devices operate from a single supply of 2.7V to 3.6V (MAX11613/MAX11615/MAX11617) or 4.5V to 5.5V (MAX11612/MAX11614/MAX11616) and require only 670µA at the maximum sampling rate of 94.4ksps. Supply current falls below 230µA for sampling rates under 46ksps. AutoShutdown(tm) powers down the devices between conversions, reducing supply current to less than 1µA at low throughput rates. The MAX11612/MAX11613 have 4 analog input channels each, the MAX11614/MAX11615 have 8 analog input channels each, while the MAX11616/MAX11617 have 12 analog input channels each. The fully differential analog inputs are software configurable for unipolar or bipolar, and single-ended or differential operation. The full-scale analog input range is determined by the internal reference or by an externally applied reference voltage ranging from 1V to VDD. The MAX11613/MAX11615/MAX11617 feature a 2.048V internal reference and the MAX11612/MAX11614/MAX11616 feature a 4.096V internal reference. The MAX11612/MAX11613 are available in an 8-pin µMAX® package and the MAX11613 is available in an ultra-small, 1.9mm x 2.2mm, 12-bump wafer-level package (WLP). The MAX11614-MAX11617 are available in a 16-pin QSOP package and in an ultra-small, 2.14mm x 2.0mm, 16-bump wafer level package (WLP). The MAX11612-MAX11617 are guaranteed over the extended temperature range (-40°C to +85°C). For pin-compatible 10-bit parts, refer to the MAX11606-MAX11611 data sheet. For pin-compatible 8-bit parts, refer to the MAX11600-MAX11605 data sheet.



II. Manufacturing Information

A. Description/Function: Low-Power, 4-/8-/12-Channel, I²C, 12-Bit ADCs in Ultra-Small Packages

B. Process: C6Y
C. Number of Device Transistors: 12956
D. Fabrication Location: Japan
E. Assembly Location: Japan
F. Date of Initial Production: July 25, 2009

III. Packaging Information

A. Package Type: 16 bmp WLP

B. Lead Frame: N/A
C. Lead Finish: N/A
D. Die Attach: N/A
E. Bondwire: N/A
F. Mold Material: N/A

G. Assembly Diagram: #05-9000-4827H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: N/A
K. Single Layer Theta Jc: N/A
L. Multi Layer Theta Ja: 58°C/W
M. Multi Layer Theta Jc: N/A

IV. Die Information

A. Dimensions: 86 X 80 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

1

C. Interconnect: Al with Ti/TiN Barrier

D. Backside Metallization: None

E. Minimum Metal Width: 0.6 microns (as drawn)F. Minimum Metal Spacing: 0.6 microns (as drawn)

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)

Don Lipps (Manager, Reliability Engineering) Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm
D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 196 \times 2}$$
 (Chi square value for MTTF upper limit)

 $\lambda = 5.6 \times 10^{-9}$
 $\lambda = 5.6 \times 10^{-9}$
 $\lambda = 5.6 \times 10^{-9}$
 $\lambda = 5.6 \times 10^{-9}$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the C6Y Process results in a FIT Rate of 0.04 @ 25C and 0.73@ 55C (0.8 eV, 60% UCL).

B. E.S.D. and Latch-Up Testing (lot E3N1IA013A, D/C 0921)

The AC31-1 die type has been found to have all pins able to withstand a transient pulse of:

ESD-HBM: +/- 2500V per JEDEC JESD22-A114 (lot E3N1IA013A, D/C 0921)
ESD-CDM: +/- 750V per JEDEC JESD22-C101 (lot E3N1IA036E, D/C 1052)

Latch-Up testing has shown that this device withstands a current of+/- 250mA and overvoltage per JEDEC JESD78.



Table 1Reliability Evaluation Test Results

MAX11617EWE+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test ((Note 1)				
	Ta = 135°C	DC Parameters	48	0	E3N5FA009A, D/C 0922
	Biased	& functionality	48	0	E3N3HA004A, D/C 0850
	Time = 192 hrs.		50	0	I3N1FA015A, D/C 0513
			50	0	S3N2EQ001C, D/C 0517

Note 1: Life Test Data may represent plastic DIP qualification lots.