

RELIABILITY REPORT

FOR

MAX11312GTJ+

PLASTIC ENCAPSULATED DEVICES

June 28, 2016

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by				
Eric Wright				
Quality Assurance				
Reliability Engineering				



Conclusion

The MAX11312GTJ+ successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

I.Device Description

IV.Quality Assurance Information

III.Packaging Information

VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX11312 integrates a PIXI™, 12-bit, multichannel, analog-to-digital converter (ADC) and a 12-bit, multichannel, buffered digital-to-analog converter (DAC) in a single integrated circuit. This device offers 12 mixed-signal high voltage, bipolar ports, which are configurable as an ADC analog input, a DAC analog output, a general purpose input (GPI), a general-purpose output (GPO), or an analog switch terminal. One internal and two external temperature sensors track junction and environmental temperature. Adjacent pairs of ports are configurable as a logic-level translator for open-drain devices or an analog switch. PIXI ports provide highly flexible hardware configuration for 12-bit mixed-signal applications. The MAX11312 is best suited for applications that demand a mixture of analog and digital functions. Each port is individually configurable with up to four selectable voltage ranges within the -10V to +10V range. The device allows for the averaging of 2, 4, 8, 16, 32, 64, or 128 ADC samples from each ADC-configured port to improve noise performance. A DAC-configured output port can drive up to 25mA. The GPIO ports can be programmed to user-defined logic levels, and a GPI coupled with a GPO forms a logic-level translator. Internal and external temperature measurements monitor programmable conditions of minimum and maximum temperature limits, using the interrupt to notify the host if one or more conditions occur. The temperature measurement results are made available through the serial interface. The device features an internal, low-noise 2.5V voltage reference and provides the option to use external voltage references with separate inputs for the DAC and ADC. The MAX11312 uses a 400kHz I2C-compatible serial interface, operating from a 5V analog supply and a 1.8V to 5.0V digital supply. The PIXI port supply voltages operate from a wide - 12.0V to +12.0V. The MAX11312 is available in a 32-pin TQFN, 5mm x 5mm package specified over the -40°C to +105°C temperature range.



II. Manufacturing Information

A. Description/Function: PIXI, 12-Port Programmable Mixed-Signal I/O with 12-Bit ADC, 12-Bit DAC,

Analog Switches, and GPIO

B. Process: S18 363359 C. Number of Device Transistors: USA D. Fabrication Location: E. Assembly Location: Taiwan F. Date of Initial Production: April 8, 2016

III. Packaging Information

32-pin TQFN 5x5 A. Package Type:

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin D. Die Attach: Non Conductive E. Bondwire: Au (1.3 mil dia.) F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: # 05-100121 H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: N/A°C/W N/A°C/W K. Single Layer Theta Jc: L. Multi Layer Theta Ja: 29°C/W M. Multi Layer Theta Jc: 1.7°C/W

IV. Die Information

A. Dimensions: 150 X 150 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

Level 1

AI/0.5%Cu with Ti/TiN Barrier C. Interconnect:

D. Backside Metallization:

E. Minimum Metal Width: 0.23 microns (as drawn) F. Minimum Metal Spacing: 0.23 microns (as drawn)

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂ Wafer Saw I. Die Separation Method:



V. Quality Assurance Information

A. Quality Assurance Contacts: Don Lipps (Manager, Reliability Engineering)

Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% for all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (%) is calculated as follows:

$$\lambda = 1$$
 = 1.83 (Chi square value for MTTF upper limit)
MTTF 192 x 4340 x 65 x 2

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$x = 16.9 \times 10^{-9}$$

1. = 16.9 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.05 @ 25°C and 0.93 @ 55°C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing

The CO18-0 die type has been found to have all pins able to withstand an HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-100mA and overvoltage per JEDEC JESD78.



Table 1Reliability Evaluation Test Results

MAX11312GTJ+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (Ta = 135°C	DC Parameters	65	0	
	Biased Time = 192 hrs.	& functionality			

Note 1: Life Test Data may represent plastic DIP qualification lots.