

RELIABILITY REPORT  
FOR  
**DG409xxx**  
PLASTIC ENCAPSULATED DEVICES

August 21, 2003

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord  
Quality Assurance  
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl  
Quality Assurance  
Executive Director

## Conclusion

The DG409 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

I. ....Device Description	V. ....Quality Assurance Information
II. ....Manufacturing Information	VI. ....Reliability Evaluation
III. ....Packaging Information	
IV. ....Die Information	.....Attachments

### I. Device Description

#### A. General

Maxim's redesigned DG409 CMOS analog multiplexer now feature guaranteed matching between channels ( $8\Omega$  max) and flatness over the specified signal range ( $9\Omega$  max). This low on-resistance mux ( $100\Omega$  max) conducts equally well in either direction and features guaranteed low charge injection ( $15\text{pC}$  max). In addition, it offers low input off-leakage current over temperature—less than  $5\text{nA}$  at  $+85^\circ\text{C}$ .

The DG409 is a dual 4-channel multiplexer/demultiplexer, operating with a  $+5\text{V}$  to  $+30\text{V}$  single supply and with  $\pm 5\text{V}$  to  $\pm 20\text{V}$  dual supplies. ESD protection is guaranteed to be greater than  $2000\text{V}$  per Method 3015.7 of MIL-STD-883. This improved mux is pin-compatible plug-in upgrade for the industry standard DG408.

#### B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
Voltage Referenced to V-	
V+	-0.3V, 44V
GND	-0.3V, 25V
Digital Inputs, S, D (Note 1)	(V- - 2V) to (V+ + 2V) or 30mA, (whichever occurs first)
Continuous Current (any terminal)	30mA
Peak Current, S, D (pulsed at 1ms, 10% duty cycle max)	100mA
Operating Temperature Ranges	
DG409C	$0^\circ\text{C}$ to $+70^\circ\text{C}$
DG409D,E_	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
Voltage Referenced to V-	
V+	44V
GND	25V
Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ )	
16-Pin DIP	842mW
16-Pin NSO	696mW
16-Pin TSSOP	755mW
Derates above $+70^\circ\text{C}$	
16-Pin DIP	$10.53\text{mW}/^\circ\text{C}$
16-Pin SO	$8.7\text{mW}/^\circ\text{C}$
16-Pin TSSOP	$9.4\text{mW}/^\circ\text{C}$

**Note 1:** Signals on  $S_x$ ,  $D_x$ , or  $IN_x$  exceeding  $V+$  or  $V-$  are clamped by internal diodes. Limit forward current to maximum current ratings.

## II. Manufacturing Information

A. Description/Function:	Improved, Dual 4-Channel, CMOS Analog Multiplexers
B. Process:	S5HV (Medium voltage 5 micron silicon gate CMOS)
C. Number of Device Transistors:	122
D. Fabrication Location:	Oregon, USA
E. Assembly Location:	Philippines, Malaysia or Thailand
F. Date of Initial Production:	January, 1994

## III. Packaging Information

A. Package Type:	<b>16-Lead NSO</b>	<b>16-Lead TSSOP</b>	<b>16-Lead PDIP</b>
B. Lead Frame:	Copper	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)	Gold (1.0 mil dia.)	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-0301-0551	# 05-0301-0873	# 05-0301-0550
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1	Level 1	Level 1

## IV. Die Information

A. Dimensions:	80 x 136 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	5 microns (as drawn)
F. Minimum Metal Spacing:	5 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Manager, Rel Operations)  
Bryan Preeshl (Executive Director of QA)  
Kenneth Huening (Vice President)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 480 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

└ Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 2.26 \times 10^{-9} \quad \lambda = 2.26 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5584) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The AG56-1 die type has been found to have all pins able to withstand a transient pulse of  $\pm 3000\text{V}$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250\text{mA}$ .

**Table 1**  
Reliability Evaluation Test Results

**DG409xxx**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
<b>Static Life Test</b> (Note 1)					
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		480	0
<b>Moisture Testing</b> (Note 2)					
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	PDIP	77	0
			NSO	77	0
			TSSOP	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
<b>Mechanical Stress</b> (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

## Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ 3/	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.


3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).


### 3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






PKG.CODE: P16-2		APPROVALS	DATE	<b>MAXIM</b>	
CAV./PAD SIZE: 140 x 170	PKG. DESIGN			BUILDSHEET NUMBER: 05-0301-0550	REV: B



PKG.CODE: S16-5		APPROVALS	DATE	<b>MAXIM</b>	
CAV./PAD SIZE: 96X190	PKG. DESIGN			BUILDSHEET NUMBER: 05-0301-0551	REV.: C







PKG.CODE: U16-1		APPROVALS	DATE	<b>MAXIM</b>	
CAV./PAD SIZE: 118X154	PKG. DESIGN			BUILDSHEET NUMBER: 05-0301-0873	REV.: A

# ONCE PER SOCKET

# ONCE PER BOARD



DEVICES: MAX4509/4709/309/339/355/329/359/379/DG509/409/HI3-0509  
 IH6208 PACKAGE: 16-NSO Max current = (+10v)=10uA  
 MAX4590/4709 (+/- 15V) = 350uA. Rest of parts (+/-15v) = 50uA.

DRAWN BY: HAK TAN

NOTES: