ANALOG DEVICES

I²L 3 Digit A/D Converter

FEATURES

Low Cost I²L LSI Design Multiplexed Character Serial BCD Output Support Components Required – 10 (including displays) Single +5V Power Supply Required Balanced Differential Input Internal Reference Low Power Consumption (50mW typical) Small Size: 16 Pin Dual-in-Line Wide Temperature Range: Operating 0 to +75°C Storage -55°C to +150°C Extended Temperature Range Available Upon

GENERAL DESCRIPTION

Special Request

The AD2020 is a low cost 3 digit A/D Converter, needing only 10 additional support components to make a complete 3 digit DPM/DVM. The small total component count, the low cost, and high reliability allow for a wide variation in display applications, especially those previously utilizing APM's (Analog Panel Meters).

The technology utilized in the AD2020 is Integrated Injection Logic (I^2L), an extension of the long proven, high yield bipolar process. This technique offers a significantly higher circuit packing density. The input amplifier, comparator, band-gap reference, counters, clock, control logic, multiplexer and drivers needed to implement the dual slope conversion, are all included on a single die.

The AD2020, although it has an internal reference, consumes only 50mW of power and is operated from a single +5V supply, unlike most DPM chips requiring two (2) supplies.

The DPM chip is packaged in a standard size 16 pin-dual-in-line package. Utilizing a unique double passivation and noble-metal interconnect scheme, this plastic package offers essentially hermetic performance over a wide temperature range. The chip is available in two versions with differing guaranteed operating temperature ranges. The standard AD2020 is specified from 0 to +75°C and because of the special packaging technique, an extended temperature version is also available upon request.

EXCELLENT PERFORMANCE

The AD2020 measures inputs from -99mV to +999mV with an accuracy of 0.1% of reading ±1 digit. The balanced differential input rejects common mode voltages up to 200mV dc, enough to eliminate most ground loop problems. Polarity detection is automatic and "+" and "-" Overload conditions are indicated through BCD coding, i.e., BCD code for "+" Over-



load is 1011 and 1010 for "-" Overload. Zero shift is $\pm 0.5 \text{mV}$ over the full operating temperature range resulting in the same performance as a chip with Auto-Zero.

The benefits in manufacturing labor, inventory and reliability are self-evident. The only external components required for a complete digital display product are: 1 capacitor, 3 transistors, 1 decoder driver, 2 potentiometers and 3 displays, all operated from a single 5 volt supply.

WHAT IS I² L?

MOS and bipolar are the two basic LSI semiconductor processes. MOS produces very dense – therefore low-cost – logic circuits, but has difficulty achieving precision analog circuitry. Before $I^2 L$, bipolar could offer stable high-quality devices suitable for precision analog circuits, but logic consumed much expensive chip area.

Integrated Injection Logic $(I^2 L)$ now allows the design of single-chip devices containing both analog and digital functions, without calling for the compromises required in the past. $I^2 L$ has a logic density that equals or exceeds that of MOS, while employing a bipolar process suitable for precision analog circuitry.

 I^2 L eliminates the complexity of conventional bipolar logic by using inverted transistors (collectors and emitters are interchanged). Figure 1 shows a conventional transistor, with its wraparound P+ isolation region, which is needed to separate the collectors of adjacent transistors. When the transistors are inverted, the collectors are automatically isolated, and the emitters are grounded, at the same time.

SPECIFICATIONS (@ +25°C, V_{CC} = +5V)

	SPECIFICATIONS					
PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS	
ACCURACY Range Accuracy Unadjusted Gain Unadjusted Zero Offset Zero Width Gain Temperature Coefficient Offset Temperature Coefficient Intercode Noise	-99 0.94 -12	0.05 1.0 1 50 10.0 0.1	+999 0.1 1.06 +12	mV %RDG mV Count ppm/°C μν/°C Counts	±1 Digit Gain Pot @ 2.4kΩ Zero Pot Centered Gain Adjusted ¹ Offset Adjusted ¹	
ANALOG INPUT Input Impedance Bias Current Common Mode Voltage Rejection Ratio		100 110 50	±0.2	mΩ nA V dc dB		
CONVERSION RATE Normal High Speed	2 48	3.5 72	7 168	Conv./sec Conv./sec	Hold Pin @ 0V Hold Pin ≥3.2V	
CONTROL INPUT (PIN 6) Normal Rate Hold High Speed	0.8 3.2		0.4V 1.6V	v v v	Pin May Be Left Open	
Logic Low Sink Current Logic High Leakage Current	0.4	3.2 500		mA pA	$V_o = \leq 0.5 V$ $V_o = 4.0 V$ (open collector output)	
Digit "On" Sink Current Digit "Off" Leakage Current	1.6	3.2 500		mA pA	$V_0 = 4.0V$ $V_0 = 4.0V$ (open collector output)	
Operating Range Supply Current Power Supply Rejection	4.5	5.0 10.0 60	5.5 17.0	V mA dB	V _{CC} = 5.0V	
ABSOLUTE MAXIMUM RATING Analog Input Voltage (pins 10 c V _{CC} to GND (pin 14 to pin 7) . Operating Temperature Range . Storage Temperature Range . Power Dissipation (package) up Derates Above +55 °C by Lead Temperature	S @ +25°C ² or 11 to pin 7) to T _A = +55°C es as "EEE" on		OV 5°C to +150°C 7°C 5 for 10sec (p 74 decoder of	max) at distance driver).	e of 1/16" ±1/32" from case to solder	-
Negative Overload: 1010 (decod Negative Indication: 1010 durin ¹ Unadjusted gain and zero result in add	les as "" ng MSD (decode litional T.C. of 3.	on display via es as "–88" on 3µV/°C per unad	9374 decode display via 9 fjusted bit.	er driver). 9374 decoder di	river).	-
* Beyond which damage may occur. Specifications subject to change with	out notice.					
PIN CON	NFIGURATI	ON			Dimensions shown in inches	IONS and (mm).
A ₁ (BCD DATA) 1 A ₀ (BCD DATA) 2 NSD 3 MSD 4	16 A_3 (BCD DATA) 15 A_2 (BCD DATA) 14 +5 VOLTS 13 GAIN POT					0.260 (6.60) 0.240 (6.09) 0.300 (7.62
LSD 5 HOLD 6 GROUND 7 ZERO POT 8		INTEGRATIN HIGH INPUT LOW INPUT ZERO POT	NG CAP	15*	0.060 (1.52) 0.015 (0.38) 0.020 (0.51) 0.000 (0.20) 0.006 (1.65) 0.006 (1.65) 0.005 (0.89) 0.100 TVP (2.54)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

404 A/D CONVERTERS

HOLD, NORMAL, HIGH SPEED CONVERSIONS

Hold, normal and high speed conversion rates are controlled via voltage levels applied to the Hold pin (pin 6) of the AD2020. The circuit in Figure 7 shows how the three conditions are controlled by a single pin.



Figure 7.

- Normal Conversion A voltage less than 0.4V (or an open circuit) will keep both gate 1 and gate 2 off. The AD2020 in this state will convert at its normal rate.
- Hold

A voltage greater than 0.8V but less than 1.6V will cause

"3RD GENERATION I² L"







THE AD2026

The AD2026 was specifically designed to provide a digital alternative to analog panel meters. The complete DPM is mounted on a single 3" by 1 5/8" PCB. A unique case design utilizes moldedin fingers, both to capture the PCB and to provide snap-in mounting of the DPM in a standard panel cutout. No mounting hardware of any kind is used. The DPM occupies less than 1" of space behind the panel. Only 13 components (including 3 decimal point resistors) in addition to the AD2020 make up the AD2026. Reliability is assured by the low component count, low internal heat rise (5°C), and extensive factory testing. MTBF is 260,000 hours at +25°C (for further information on the AD2026 consult factory).

THE AD2023

The AD2023 is a 3 digit DPM module containing all the circuitry, except gain adjust pot, to drive three external display digits. The AD2023 with 7-segment output and the AD2023/B, with character serial BCD output, enables the user to drive most any type of display. Like the AD2026, the AD2023 is based on the AD2020. Packaged in a small 2" x 2" x 0.4" module and requiring only +5V power, the AD2023 and AD2023/B address DPM needs where available front panel space is limited. Optional operating temperature extremes of -40°C and +100°C and storage temperatures of -55° C and $+125^{\circ}$ C allow the user to apply the AD2023 in environments where conventional DPM's cannot be used.

AD2020

Completing the "Third Generation I² L Family", Analog Devices now makes the AD2020 available to the market. Requiring only 10 support components, the AD2020 is the most complete DPM Chip available today. High reliability and performance are proven by success of the AD2026, introduced in November 1976.

gate 1 to turn on but gate 2 will remain off. In this state the AD2020 will "hold" the last valid conversion.

High Speed

A voltage greater than 3.2V will cause both gates to turn on allowing the AD2020 to convert at its maximum rate.

Logic Compatibility

A typical circuit for making the AD2020 hold function logic compatible is shown in Figure 8. A Logic "1" applied to the base of the transistor will allow normal operation. A Logic "0" will cause the AD2020 to "hold".



Applying the AD2020



Figure 1. 3-Dimensional Section of Conventional NPN Transistor

Since $I^2 L$ logic gates can easily have multiple outputs, it is possible to use simple "wired-or logic", a means of implementing th.: logical "and" operation using only one conductor (wire).

A major contributor to $I^2 L$'s compactness is replacement of conventional "pullup" resistors or transistors by an injector bar. In Figure 2 the P injector acts as a combined power supply rail and pullup current source for the $I^2 L$ gates.



Figure 2. Sectional View of I²L Circuit

Analog circuitry may be placed on the same chip by using conventional transistors like that of Figure 1. Thus, $I^2 L$ can be seen to combine the possibility of high-density logic functions with precision analog circuitry.

APPLYING THE AD2020

The Block Diagrams in Figure 3 and Figure 4 are two typical applications of the AD2020. In Figure 3 the AD2020 is shown in an application where LED's were the desired display. All of the A/D conversion takes place within the chip which feeds character serial data to a seven segment decoder driver. The appropriate digit is identified in three digit select lines. As shown, only 10 support components (including displays) are required. A return path for the bias current from each input



Figure 3.

(pins 11 and 10) to ground (pin 7) must be provided. Return impedance must not exceed $100k\Omega$.



The Block Diagram in Figure 4 shows an application where an LCD display was the choice. Digit selection is made via Z1, a HEX Inverter. The character serial BCD data feeds Z3, Z4, and Z5 LCD drivers by way of Z2, a CMOS quad nand gate. For CMOS compatibility, pullup resistors are required on the output pins (3, 4, 5, 1, 2, 15, 16).

TIMING DIAGRAM

The Timing Diagram, Figure 5, shows that the Hold input may be used as a psuedo-trigger provided the trigger pulse is \geq 5ms (insures at least 1 conversion). A conversion can only be initiated when all three digit lines are high and the Hold line is low. As shown, the sequence of digits is MSD, LSD, and NSD.



Figure 5.

A/D CONVERTER

The AD2020 can also be used as a low cost A/D Converter. The digit select signals are used to strobe the BCD data into latches. Since the AD2020 design was optimized for display applications, precautions should be taken in generating the strobe pulse. Figure 6 shows a typical configuration that provides filtering and delays necessary to ensure proper latching of data (4μ s delay is sufficient).





A/D CONVERTERS 405