

Data Sheet

ADRV9006

Dual Narrow-Band and Wideband RF Transceiver

FEATURES

- ▶ 2 × 2 highly integrated transceiver
- Center frequency range of 30 MHz to 6000 MHz
- Transmitter and receiver bandwidth from 12 kHz to 40 MHz
- ▶ 2 fully integrated, fractional-N, RF synthesizers
- LVDS and CMOS synchronous serial data interface options
- Low power sleep modes
- Frequency hopping
- Fully programmable via a 4-wire SPI
- ▶ 12 mm × 12 mm, 196-ball CSP_BGA

APPLICATIONS

- Mission critical communications
- Very high frequency (VHF), ultrahigh frequency (UHF), and cellular to 6 GHz
- Time division duplexing (TDD) and frequency division duplexing (FDD) applications

GENERAL DESCRIPTION

The ADRV9006 is a highly integrated RF transceiver that has dual-channel transmitters, dual-channel receivers, integrated synthesizers, and digital signal processing functions.

The ADRV9006 is a high performance, highly linear, high dynamic range transceiver designed for performance vs. power consumption system optimization. The device is configurable and ideally suited to demanding, low power, portable and battery powered equipment. The ADRV9006 operates from 30 MHz to 6000 MHz and covers the UHF, VHF, industrial, scientific, and medical (ISM) bands, and cellular frequency bands in narrow-band (kHz) and wideband operation up to 40 MHz. The ADRV9006 is capable of both TDD and FDD operation.

The transceiver consists of direct conversion signal paths with state-of-the-art noise figure and linearity. Each complete receiver and transmitter subsystem includes DC offset correction, quadrature error correction (QEC), and programmable digital filters, which eliminate the need for these functions in the digital baseband. In addition, several auxiliary functions, such as auxiliary analog-to-digital converters (ADCs), auxiliary digital-to-analog converters (DACs), and general-purpose inputs/outputs (GPIOs), are integrated to provide additional monitoring and control capability.

The fully integrated phase-locked loops (PLLs) provide high performance, low power, fractional-N frequency synthesis for the transmitter, receiver, and clock sections. Careful design and layout techniques provide the isolation required in high performance personal radio applications.

All voltage-controlled oscillator (VCO) and loop filter components are integrated to minimize the external component count. The local oscillators (LOs) have flexible configuration options including various power modes.

The transceiver includes configurable power saving modes that extend battery life of portable devices by reducing power consumption during periods of channel or device inactivity.

The ADRV9006 core can be powered directly from 1.0 V, 1.3 V, and 1.8 V regulators and is controlled via a standard 4-wire serial peripheral interface (SPI). Other voltage supplies are used to provide proper digital interface levels and to optimize the receiver, transmitter, and auxiliary converter performance.

High data rate and low data rate interfaces are supported using configurable CMOS or low voltage differential signaling (LVDS) serial synchronous interface (SSI) choice.

The ADRV9006 is packaged in a 12 mm × 12 mm, 196-ball chip scale package ball grid array (CSP_BGA).

Rev. 0

DOCUMENT FEEDBACK

TECHNICAL SUPPORT

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	3
Specifications	4
Transmitter Specifications	4
Receiver Specifications	6
Internal LO and Device Clock	10
Digital Interfaces and Auxiliary Converters	11
Power Supply Specifications	13
Current Consumption Estimates (Typical	
Values)	13
Timing Specifications	16
Absolute Maximum Ratings	
Reflow Profile	18
Thermal Resistance	18
Electrostatic Discharge (ESD) Ratings	18
ESD Caution	18
Pin Configuration and Function Descriptions	19

REVISION HISTORY

5/2024—Revision 0: Initial Version

Typical Performance Characteristics	24
Wideband	
Narrow-Band	54
Phase Noise	73
Theory of Operation	75
Transmitter	
Receiver	
Receiver as an Observation Receiver	77
Clock Input	
Synthesizers	77
SPI	77
GPIO Pins	
Auxiliary Converters	78
JTAG Boundary Scan	79
Applications Information	80
Power Supply Sequence	80
Digital Data Interface	80
Outline Dimensions	
Ordering Guide	83

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

Electrical characteristics are at the operating ambient temperature range, VDDA_1P0 = 1.0 V, VDDA_1P3 = 1.3 V, VDDA_1P8 = 1.8 V, VDD_1P0 = 1.0 V, and VDD_1P8 = 1.8 V.

TRANSMITTER SPECIFICATIONS

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
CENTER FREQUENCY		30		6000	MHz	
TRANSMITTER SYNTHESIS BANDWIDTH		0.012		40	MHz	Zero-intermediate frequency (IF) mode
BANDWIDTH FLATNESS			0.1		dB	10 MHz bandwidth span, including digital compensation
DEVIATION FROM LINEAR PHASE			1		Degrees	40 MHz bandwidth
POWER CONTROL RANGE			•		Bogrooo	
In-Phase (I) and Quadrature (Q) Mode			42		dB	
Direct Modulation Mode			12		dB	
POWER CONTROL RESOLUTION						
I and Q Mode			0.05		dB	
Direct Modulation Mode			0.5		dB	
IN BAND NOISE FLOOR			-154		dBFS ¹ /Hz	0 dB attenuation, in band noise falls 1 dB for each dB of attenuation for
						attenuation settings between 0 dB and 20 dB
OUT OF BAND NOISE FLOOR			-156		dBFS ¹ /Hz	0 dB attenuation with 3 × bandwidth/2 offset
Tx1 TO Tx2 ISOLATION						
30 MHz			98		dB	
470 MHz			97		dB	
900 MHz			93		dB	
2400 MHz			93		dB	
3500 MHz			79		dB	
5800 MHz			70		dB	
IMAGE REJECTION WITH						
INITIALIZATION CALIBRATION ONLY						
Wideband						Up to 20 dB transmitter attenuation, 40 MHz bandwidth, 0 dB observation receiver attenuation, 18 MHz continuous wave ² signal input, QEC ³ tracking calibration is disabled
50 MHz			55		dBc	
470 MHz			63		dBc	
900 MHz			59		dBc	
2400 MHz			60		dBc	
3500 MHz			57		dBc	
5800 MHz			55		dBc	
Narrow-Band						Up to 20 dB transmitter attenuation, 25 kHz bandwidth, 0 dB observation
						receiver attenuation, 2.1 kHz continuous wave ² signal input, QEC ³ tracking calibration is disabled
30 MHz			61		dBc	
470 MHz			68		dBc	
900 MHz			65		dBc	
2400 MHz			60		dBc	
3500 MHz			50		dBc	
5800 MHz			50		dBc	

Table 1. Transmitters (Tx1 and Tx2) (Continued)

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
IMAGE REJECTION WITH INITIALIZATION CALIBRATION AND TRACKING CALIBRATION						
Wideband						0 dB transmitter attenuation, 40 MHz bandwidth, −0.2 dBFS, 18 MHz
massana						continuous wave ² signal input, 50 Ω load, 0 dB observation receiver attenuation, QEC is active
50 MHz			57		dBc	
470 MHz			66		dBc	
900 MHz			63		dBc	
2400 MHz			60		dBc	
3500 MHz			61		dBc	
5800 MHz			57		dBc	
CONTINUOUS WAVE FULL-SCALE OUTPUT POWER						 -0.2 dBFS, 18 MHz continuous wave² signal input, 50 Ω load, 0 dB transmitter attenuation
30 MHz			7.3		dBm	
470 MHz			7.3		dBm	
900 MHz			7.6		dBm	
2400 MHz			7.4		dBm	
2400 MHz 3500 MHz			7.4 7.8		dBm	
5800 MHz						
	-		7.2		dBm	
OUTPUT IMPEDANCE	Z _{OUT}		50		Ω	Differential, see the ADRV9001 System Development User Guide for more information
MAXIMUM OUTPUT LOAD VOLTAGE STANDING WAVE RATIO (VSWR)				3		Use the maximum value to ensure adequate calibration
OUTPUT RETURN LOSS						Single-ended return loss measured with balun in place on board
30 MHz			17		dB	
470 MHz			18		dB	
900 MHz			17		dB	
2400 MHz			23		dB	
3500 MHz			13		dB	
5800 MHz			10		dB	
OUTPUT THIRD-ORDER INTERCEPT POINT						0 dB transmitter attenuation, 40 MHz bandwidth, 17 MHz and 18 MHz continuous wave ² signal input, digital backoff = 11 dBFS/tone, calibrated at the device output
Widebord	0102					
Wideband	OIP3 _{WB}		04		dDue	
50 MHz			31		dBm	
470 MHz			31		dBm	
900 MHz			30		dBm	
2400 MHz			28		dBm	
3500 MHz			29		dBm	
5800 MHz			27		dBm	
Narrow-Band	OIP3 _{NB}					0 dB transmitter attenuation, 25 kHz bandwidth, 2.1 kHz and 3.1 kHz continuous wave ² signal input, digital backoff = 5 dBFS/tone, calibrated at the device output
30 MHz			30		dBm	
470 MHz			31		dBm	
900 MHz			30		dBm	
2400 MHz			28		dBm	
3500 MHz			27		dBm	
5800 MHz			25		dBm	

Table 1. Transmitters (Tx1 and Tx2) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
CARRIER LEAKAGE WITH						LO leakage tracking calibration disabled, 0 dB transmitter attenuation,
INITIALIZATION CALIBRATION ONLY						scales dB for dB with attenuation, input tone backoff = 6 dBFS
Wideband						
50 MHz			-68		dBm	
470 MHz			-65		dBm	
900 MHz			-67		dBm	
2400 MHz			-68		dBm	
3500 MHz			-62		dBm	
5800 MHz			-56		dBm	
Narrow-Band						
30 MHz			-70		dBm	
470 MHz			-72		dBm	
900 MHz			-74		dBm	
2400 MHz			-71		dBm	
3500 MHz			-71		dBm	
5800 MHz			-58		dBm	

¹ dBFS represents the ratio of the actual output signal to the maximum possible output level for a continuous wave output signal at the given RF attenuation setting.

² A continuous wave is a single frequency signal.

³ Quadrature error correction (QEC) is the system for minimizing quadrature images of a desired signal.

RECEIVER SPECIFICATIONS

Table 2. Receivers (Rx1A, Rx1B, Rx2A, and Rx2B)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
CENTER FREQUENCY		30		6000	MHz	
MAXIMUM GAIN						
Wideband						Low power receiver ADCs, 0 dB attenuation, 5.6 MHz baseband frequency
50 MHz			21		dB	
470 MHz			22		dB	
900 MHz			22		dB	
2400 MHz			22		dB	
3500 MHz			22		dB	
5800 MHz			21		dB	
Narrow-Band						Low power receiver ADCs, 0 dB attenuation, 2.1 kHz baseband frequency
30 MHz			21		dB	
470 MHz			22		dB	
900 MHz			22		dB	
2400 MHz			22		dB	
3500 MHz			21		dB	
5800 MHz			20		dB	
ATTENUATION RANGE FROM MAXIMUM GAIN			34		dB	
Attenuation Accuracy						
Gain Step			0.5		dB	Attenuator steps from 0 dB to 30 dB
			1.0		dB	Attenuator steps from 30 dB to 34 dB
Gain Step Error			0.1		dB	Attenuation step from 0 dB to 30 dB, LO from 30 MHz to 3 GHz
			0.2		dB	Attenuation step from 0 dB to 30 dB, LO from 3 GHz to 6 GHz
			0.1		dB	Attenuation step from 30 dB to 34 dB

Table 2. Receivers (Rx1A, Rx1B, Rx2A, and Rx2B) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
FREQUENCY RESPONSE						
Peak-to-Peak Gain Deviation			1		dB	40 MHz bandwidth including digital compensation
			0.2		dB	Any 10 MHz span including digital compensation
RECEIVER BANDWIDTH		0.012		40	MHz	Zero-IF mode, the analog low-pass filter (LPF) bandwidth is 5 MHz minimum, the programmable finite impulse response (FIR) filter bandwidth is configurable over the entire range
RECEIVER ALIAS BAND REJECTION		80			dB	This performance is achieved because of the digital filters
CONTINUOUS WAVE FULL-SCALE INPUT POWER ¹	FSIP		-11.4		dBm	This continuous wave signal level corresponds to the input power at maximum gain that produces 0 dBFS at the ADC output, this level increases dB for dB with attenuation, backoff by at least -2 dBFS is required
INPUT IMPEDANCE			100		Ω	Differential, see the ADRV9001System Development User Guide for more information
INPUT PORT RETURN LOSS						Single-ended return loss measured with balun in place on board
30 MHz			20		dB	
470 MHz			21		dB	
900 MHz			20		dB	
2400 MHz			22		dB	
3500 MHz			9		dB	
5800 MHz			10		dB	
NOISE FIGURE						
Low Power Receiver ADCs						
Wideband	NF _{WB}					0 dB attenuation at the device under test (DUT) receive port, integrated bandwidth from 8 MHz to 9 MHz
50 MHz			13.1		dB	
470 MHz			11.9		dB	
900 MHz			12.0		dB	
2400 MHz			12.6		dB	
3500 MHz			13.6		dB	
5800 MHz			13.9		dB	
Narrow-Band	NF _{NB}					0 dB attenuation at the DUT receive port, integrated bandwidth from 4 kHz to 8 kHz, 18 dB interface gain, IF = 490 kHz
30 MHz			16.7		dB	
470 MHz			14.8		dB	
900 MHz			15.1		dB	
2400 MHz			15.6		dB	
3500 MHz			17.0		dB	
5800 MHz			17.5		dB	
SECOND-ORDER INPUT INTERMODULATION INTERCEPT POINT						
Low Power Receiver ADCs						
Wideband	IIP2 _{WB}					0 dB receiver attenuation, 1 dB cutoff frequency (f_{1dB}) of the transimpedance amplifier (TIA) = 20 MHz, two continuous wave tones at 17 MHz and 18 MHz, for LO = 50 MHz, tone output power is -11.6 dBFS/tone, for all other LOs, tone output power is -8.1 dBFS/tone
50 MHz			70		dBm	
470 MHz			74		dBm	
900 MHz			72		dBm	
2400 MHz			65		dBm	
3500 MHz			59		dBm	
5800 MHz			60		dBm	

Table 2. Receivers (Rx1A, Rx1B, Rx2A, and Rx2B) (Continued)

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions/Comments
Narrow-Band	IIP2 _{NB}				0 dB receiver attenuation, 3 dB cutoff frequency (f_{3dB}) of the first-order TIA = 4 MHz, two continuous wave tones at 1.0061 MHz and 2.0061 MHz, for LO = 30 MHz, 470 MHz, 900 MHz and 2400 MHz, tone output power is -11.6 dBFS/tone, for LO = 3500 MHz and 5800 MHz, tone output power is -6.6 dBFS/tone
30 MHz		82		dBm	
470 MHz		84		dBm	
900 MHz		81		dBm	
2400 MHz		70		dBm	
3500 MHz		71		dBm	
5800 MHz		67		dBm	
THIRD-ORDER INPUT INTERMODULATION INTERCEPT POINT, DIFFERENCE PRODUCT					
Low Power Receiver ADCs	1150				
Wideband	IIP3 _{WB}				0 dB receiver attenuation, f_{1dB} of the TIA = 20 MHz, two continuous wave tones at 17 MHz and 18 MHz, for LO = 50 MHz, tone output power is -11.6 dBFS/tone, for all other LOs, tone output power is -8.1 dBFS/tone
50 MHz		21		dBm	
470 MHz		22		dBm	
900 MHz		22		dBm	
2400 MHz		21		dBm	
3500 MHz		23		dBm	
5800 MHz		20		dBm	
Narrow-Band	IIP3 _{NB}				0 dB receiver attenuation, for LO = 30 MHz, second-order TIA is used and f_{1dB} of the TIA = 7 MHz, for all others, first-order TIA is used and f_{1dB} of the TIA = 4 MHz, two continuous wave tones at 1.0061 MHz and 2.0061 MHz, for LO = 30 MHz and 900 MHz, tone output power is -15.1 dBFS/tone, for LO = 470 MHz and 2400 MHz, tone output power is -13.6 dBFS/tone, for LO = 3500 MHz, tone output power is -12.6 dBFS/tone, for LO = 5800 MHz, tone output power is -14 dBFS/tone
30 MHz		23		dBm	
470 MHz		23		dBm	
900 MHz		21		dBm	
2400 MHz		22		dBm	
3500 MHz		26		dBm	
5800 MHz		21		dBm	
THIRD-ORDER HARMONIC DISTORTION	HD3				
Low Power Receiver ADCs					
Wideband	HD3 _{WB}				-20 dBm input power continuous wave tone at 5.6 MHz at maximum gain at Rx input port, f_{1dB} of the TIA = 20 MHz, HD3 product at 16.8 MHz
50 MHz		-90		dBc	
470 MHz		-71		dBc	
900 MHz		-79		dBc	
2400 MHz		-81		dBc	
3500 MHz		-82		dBc	
5800 MHz		-84		dBc	
Narrow-Band	HD3 _{NB}				-20 dBm input power continuous wave tone at 2.1 kHz at maximum gain at Rx input port, f_{1dB} of the TIA = 2 MHz, HD3 product at 6.3 kHz
30 MHz		-10		dBc	
470 MHz		-95		dBc	

Table 2. Receivers (Rx1A, Rx1B, Rx2A, and Rx2B) (Continued)

Parameter	Symbol	Min Ty	р	Max	Unit	Test Conditions/Comments
900 MHz		-8	9		dBc	
2400 MHz		-8	1		dBc	
3500 MHz		-8	0		dBc	
5800 MHz		-7	1		dBc	
SECOND-ORDER HARMONIC DISTORTION	HD2					
Low Power Receiver ADCs						
Wideband	HD2 _{WB}					-20 dBm input power continuous wave tone at 5.6 MHz at maximum gain a Rx input port, f_{1dB} of the TIA = 20 MHz, HD2 product at 11.2 MHz
50 MHz		-9	2		dBc	
470 MHz		-9	2		dBc	
900 MHz		-9	1		dBc	
2400 MHz		-8	9		dBc	
3500 MHz		-8	4		dBc	
5800 MHz		-7	9		dBc	
Narrow-Band	HD2 _{NB}					-20 dBm input power continuous wave tone at 2.1 kHz at maximum gain at Rx input port, f_{1dB} of the TIA = 2 MHz, HD2 product at 4.2 kHz
30 MHz		-1	09		dBc	
470 MHz		-9			dBc	
900 MHz		-9			dBc	
2400 MHz		-8			dBc	
3500 MHz		-8			dBc	
5800 MHz		-7			dBc	
IMAGE REJECTION WITH INITIALIZATION CALIBRATION AND HARDWARE TRACKING ONLY						
Low Power Receiver ADCs						
Wideband						Software QEC disabled, 40 MHz receiver bandwidth, maximum receiver gain index, -20 dBm input power continuous wave tone at 5.6 MHz
50 MHz		87			dBc	
470 MHz		90			dBc	
900 MHz		86			dBc	
1900 MHz		84			dBc	
3500 MHz		82			dBc	
5800 MHz		75			dBc	
Narrow-Band						25 kHz receiver bandwidth, maximum receiver gain index, -20 dBm input power continuous wave tone at 2100 kHz
30 MHz		99			dBc	
470 MHz		98			dBc	
900 MHz		98			dBc	
2400 MHz		93			dBc	
3500 MHz		89			dBc	
5800 MHz		87			dBc	
RECEIVER INPUT LO LEAKAGE AT MAXIMUM GAIN						Leakage decreased dB for dB with attenuation for the first 12 dB
50 MHz		-6	6		dBm	
470 MHz		-6			dBm	
900 MHz		-6			dBm	
		-6			dBm	
2400 MHz						

Table 2. Receivers (Rx1A, Rx1B, Rx2A, and Rx2B) (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
5800 MHz			-60		dBm	
SIGNAL ISOLATION						
Tx1 to Rx1A or Rx1B Signal Isolation and Tx2 to Rx2A or Rx2B Signal Isolation						Isolation between Tx and Rx port, isolation changes dB for dB with Rx gain
30 MHz			100		dB	
470 MHz			85		dB	
900 MHz			78		dB	
2400 MHz			77		dB	
3500 MHz			62		dB	
5800 MHz			64		dB	
Tx1 to Rx2A or Rx2B Isolation and Tx2 to Rx1A or Rx2B Signal Isolation						Isolation between Tx and Rx port, isolation changes dB for dB with Rx gain
30 MHz			120		dB	
470 MHz			110		dB	
900 MHz			100		dB	
2400 MHz			90		dB	
3500 MHz			74		dB	
5800 MHz			81		dB	
Rx1A or Rx1B to Rx2A or Rx2B Signal Isolation						
30 MHz			106		dB	
470 MHz			103		dB	
900 MHz			98		dB	
2400 MHz			92		dB	
3500 MHz			83		dB	
5800 MHz			71		dB	
Rx1A to Rx1B and Rx2A to Rx2B Signal Isolation						
30 MHz			99		dB	
470 MHz			97		dB	
900 MHz			90		dB	
2400 MHz			86		dB	
3500 MHz			84		dB	
5800 MHz			70		dB	

¹ Note that the input signal power limit does not correspond to 0 dBFS at the digital output because of the nature of the continuous time Σ-Δ ADCs. Unlike the hard clipping characteristic of pipeline ADCs, these converters exhibit a soft overload behavior when the input approaches the maximum level.

INTERNAL LO AND DEVICE CLOCK

Table 3. Internal LO and Device Clock

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
LO						
Frequency Step				2.2	Hz	For 38.4 MHz DEV_CLK ¹ , use the equation DEV_CLK/($(2^{23} - 15) \times 2)$ to calculate, assuming the LO divider is 2
Reference Spurs			-80		dBc	LO < 1 GHz, PLL bandwidth = 300 kHz
LO WITH HIGH PERFORMANCE MODE						
Integrated Phase Noise						Integrated from 100 Hz to 50 MHz
30 MHz LO			0.008		°RMS	PLL bandwidth = 300 kHz

Table 3. Internal LO and Device Clock (Continued)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
470 MHz LO			0.04		°RMS	PLL bandwidth = 300 kHz
900 MHz LO			0.08		°RMS	PLL bandwidth = 300 kHz
2400 MHz LO			0.22		°RMS	PLL bandwidth = 300 kHz
3500 MHz LO			0.27		°RMS	PLL bandwidth = 300 kHz
5800 MHz LO			0.6		°RMS	PLL bandwidth = 300 kHz
Phase Noise						DEV_CLK = 38.4 MHz, typical performance
30 MHz LO			See Figure 252			PLL bandwidth = 300 kHz
470 MHz LO			See Figure 253			PLL bandwidth = 300 kHz
900 MHz LO			See Figure 254			PLL bandwidth = 300 kHz
2400 MHz LO			See Figure 255			PLL bandwidth = 300 kHz
3500 MHz LO			See Figure 256			PLL bandwidth = 300 kHz
5800 MHz LO			See Figure 257			PLL bandwidth = 300 kHz
LO PHASE SYNCHRONIZATION						
Initial Phase Synchronization Accuracy			3		Degrees	
REFERENCE CLOCK (DEV CLK IN SIGNAL)						
Differential Mode						
Frequency Range		10		1000	MHz	
Signal Level		0.2		0.4	V p-р	AC-coupled; for optimal spurious performance and to meet the specified PLL performance parameters, use a 400 mV p-p (800 mV p-p differential) input clock
Single-Ended Mode						
Frequency Range		10		80	MHz	
Signal Level		0.2		1	V p-p	AC-coupled; for optimal spurious performance and to meet the specified PLL performance parameters, use a 1 V p-p input clock
REFERENCE CLOCK (XTAL)						
Frequency Range		20		80	MHz	
CLOCK OUTPUT (DEV_CLK_OUT SIGNAL)						
Frequency Range		10		80	MHz	

¹ DEV_CLK is the device clock frequency rate.

DIGITAL INTERFACES AND AUXILIARY CONVERTERS

Table 4.					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
AUXILIARY ADC CONVERTERS					
Resolution		10		Bits	
Input Voltage					
Minimum		0.05		V	
Maximum		0.95		V	
AUXILIARY DAC CONVERTERS					
Resolution		12		Bits	
Output Voltage					
Minimum		0.05		V	
Maximum		VDDA_1P8 ¹	-	V	
		0.05			

Table 4. (Continued)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Drive Capability		10		mA	
DIGITAL SPECIFICATIONS (CMOS SSI SIGNALS)					
Logic Inputs					
Input Voltage					
High Level	VDIGIO_1P8 × 0.65		VDIGIO_1P8 + 0.18	V	
Low Level	-0.30		VDIGIO_1P8 × 0.35	V	
Logic Outputs					
Output Voltage					
High Level	VDIGIO_1P8 - 0.45			V	
Low Level			0.45	V	
Drive Capability		10		mA	
DIGITAL SPECIFICATIONS (DIGITAL GPIO SIGNALS)					
Logic Inputs Input Voltage					
High Level	VDIGIO_1P8 ×		VDIGIO_1P8 +	V	
	0.65		0.18	v	
Low Level	-0.30		VDIGIO_1P8 × 0.35	V	
Logic Outputs			0.00		
Output Voltage					
High Level	VDIGIO_1P8 - 0.45			V	
Low Level			0.45	V	
Drive Capability		10		mA	
DATAPORT SPECIFICATIONS (LVDS SSI, MCS+ and MCS-)					
Logic Inputs					
Input Voltage Range	825		1675	mV	Each differential input in the pair
Input Differential Voltage Threshold	-100		+100	mV	
Receiver Differential Input Impedance		100		Ω	Internal termination enabled
Logic Outputs					
Output Voltage					
High Level			1390	mV	
Low Level	1000			mV	
Differential		300		mV	
Offset		1200		mV	
			17	mA	Drivers are shorted to ground, there is no internal termination available, an off-chip 100 Ω termination is required
Output Current			4.1	mA	Drivers are shorted together
Clock Signal Duty Cycle	45	50	55	%	500 MHz
Output Rise and Fall Time		0.371		ns	300 mV p-p swing
DIGITAL SPECIFICATIONS (ANALOG GPIO SIGNALS)					

Table 4. (Continued)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Logic Inputs					
Input Voltage					
High Level	VDDA_1P8 >	< 0.65	VDDA_1P8 + 0.18	V	
Low Level	-0.30		VDDA_1P8 × 0.35	V	
Logic Outputs					
Output Voltage					
High Level	VDDA_1P8 -	- 0.45		V	
Low Level			0.45	V	
Drive Capability		10		mA	

¹ VDDA_1P8 refers to all analog 1.8 V supplies including VCONV_1P8, VAGPIO_1P8, VANA2_1P8, and VANA1_1P8.

POWER SUPPLY SPECIFICATIONS

Table 5. Parameter Max Min Unit Typ SUPPLY CHARACTERISTICS VDDA 1P0¹ Analog Supplies 0.975 1.0 1.025 ٧ VDD 1P0² Digital Supply 0.95 1.0 1.05 ۷ VDDA 1P3³ Analog Supplies ٧ 1.267 1.3 1.33 1.71 ٧ VDDA 1P8 Analog Supplies 1.8 1.89 1.89 V VDD_1P8⁴ Digital Supply 1.71 1.8

¹ VDDA_1P0 refers to all analog 1.0 V supplies that operate with the internal low dropout (LDO) regulator bypassed. The power domain that allows the internal LDO regulator bypass includes VRFLO2_1P0, VRFLO1_1P0, VRX2LO_1P3, VRX1LO_1P3, VTX2LO_1P3, VCONV_1P3, and VTX1LO_1P3.

² VDD_1P0 refers to all digital 1.0 V supplies including VDIG_1P0.

³ VDDA_1P3 refers to all analog 1.3 V supplies including VRFVCO2_1P3, VRFVCO1_1P3, VANA2_1P3, VANA1_1P3, VRX2LO_1P3, VCLKSYN_1P3, VRFSYN2_1P3, VRFSYN1_1P3, VAUXSYN_1P3, VRX1LO_1P3, VTX2LO_1P3, VCLKVCO_1P3, VAUXVCO_1P3, VTX1LO_1P3, and VCONV_1P3.

⁴ VDD_1P8 refers to all digital 1.8 V supplies including VDIGIO_1P8.

CURRENT CONSUMPTION ESTIMATES (TYPICAL VALUES)

No external VDDA_1P0 1.0 V power domain is used in Table 6 to Table 11. In all following modes described, the ADRV9006 operates with internal LDO regulators used to produce an on-chip, 1.0 V analog power domain.

Sleep Mode

Table 6. Digital Mobile Radio (DMR) CMOS SSI

		Supply (mA)				
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)
Receiver, Transmitter, Clock PLL, and LDO Regulator Powered Down, Internal Microprocessor Active, CMOS SSI Interface Off, DEV_CLK_OUT Off, and Auxiliary DACs Off	Not used	18.9	8.2	9.7	1.3	0.049
Receiver, Transmitter, Clock PLL, LDO Regulator, and Internal Microprocessor Powered Down, CMOS SSI Interface Off, DEV_CLK_OUT Off, and Auxiliary DACs Off	Not used	2.3	6.9	9.7	1.3	0.031

Table 7. Long-Term Evolution (LTE) Dual Transmitter and Dual Receiver LVDS SSI

		Supply (mA)				
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)
Receiver, Transmitter, Clock PLL, and LDO Regulator Powered Down, Internal Microprocessor Active, LVDS SSI Interface Off, DEV_CLK_OUT Off, and Auxiliary DACs Off	Not used	24.6	12.4	11.3	1.3	0.066
Receiver, Transmitter, Clock PLL, LDO Regulator, and Internal Microprocessor Powered Down, LVDS SSI Interface Off, DEV_CLK_OUT Off, and Auxiliary DACs Off	Not used	2.3	10.3	10.6	1.3	0.037

TDD Operation

Table 8. DMR, Internal LO, LO = 470 MHz, Low Power Mode Clock PLL, Processor Clock Divisor = 4, CMOS SSI

		Supply (mA)					
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)	
1 × Receiver Low Power ADC, Low IF, 12.5 kHz Receiver Bandwidth, 24 kSPS Data Rate, Receiver QEC Enabled, QEC Engine Active, and Transmitter Powered Down	Not used	100	374	43	3	0.52	
1 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave 12.5 kHz Transmitter Bandwidth, 96 kSPS Data Rate, Direct Modulation (DM) Mode, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver Powered Down	Not used	75	376	148	3	0.602	
1 × Transmitter RF Attenuation = 6 dB, Full-Scale Continuous Wave 12.5 kHz Transmitter Bandwidth, 96 kSPS Data Rate, DM Mode, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver Powered Down	Not used	75	376	92	3	0.546	

Table 9. LTE40 Two Transmitters and Two Receivers (2T2R), LO = 2.5 GHz, High Performance Clock PLL, LVDS SSI

	Supply (mA)					
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)
2 × Receiver Low Power ADC Low Rate, 40 MHz Receiver Bandwidth, 61.44 MSPS Data Rate, Receiver QEC Enabled, QEC Engine Active, and Transmitter in Primed State	Not used	446	546	64	53	1.366
2 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver in Primed State	Not used	225	701	276	52	1.727
$2\times$ Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver in Primed State	Not used	225	701	120	52	1.446
2 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Disabled, QEC Engine Active, Receiver in Primed State, Transmitter QEC Tracking Always On, Observation Receiver Continuously On, and Transmitter Tracking Duty Cycled (Practical Scenario)	Not used	397	1136	296	52	2.500
2 × Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Enabled, QEC Engine Active, Receiver in Primed State, Transmitter QEC Tracking	Not used	395	1126	144	52	2.212

Table 9. LTE40 Two Transmitters and Two Receivers (2T2R), LO = 2.5 GHz, High Performance Clock PLL, LVDS SSI (Continued)

			Supply (mA)			
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)
Always On, Observation Receiver Continuously On, and Transmitter Tracking Duty Cycled (Practical Scenario)						

Table 10. LTE40 One Transmitter and One Receiver (1T1R), LO = 2.5 GHz, High Performance Clock PLL, LVDS SSI

	Supply (mA)					_
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)
1 × Receiver Low Power ADC Low Rate, 40 MHz Receiver Bandwidth, 61.44 MSPS Data Rate, Receiver QEC Enabled, QEC Engine Active, and Transmitter in Primed State	Not used	258	406	39	28	0.906
1 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver in Primed State	Not used	140	486	143	28	1.080
1 × Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Disabled, QEC Engine Inactive, and Receiver in Primed State	Not used	141	486	66	28	0.942
1 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Enabled, QEC Engine Active, Receiver in Primed State, Transmitter QEC Tracking Always On, Observation Receiver Continuously On, and Transmitter Tracking is Duty Cycled (Practical Scenario)	Not used	232	754	156	28	1.543
1 × Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave 40 MHz Transmitter Bandwidth, 61.44 MSPS Data Rate, Transmitter QEC Enabled, QEC Engine Active, Receiver in Primed State, Transmitter QEC Tracking Always On, Observation Receiver Continuously On, and Transmitter Tracking is Duty Cycled (Practical Scenario)	Not used	231	755	79	28	1.405

FDD Operation

Transmit channel enabled, 40 MHz transmitter bandwidth, 61.44 MSPS data rate, transmitter internal LO = 2.4 GHz, transmit QEC disabled, QEC engine inactive, LVDS SSI. Receive channel enabled, 40 MHz receiver bandwidth, 61.44 MSPS data rate, receiver internal LO = 2.5 GHz, high performance clock PLL, receive QEC enabled, and QEC engine active. No auxiliary DACs or auxiliary ADCs are enabled.

Table 11. FDD Modes

			Supply (mA)				
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)	
1 × Receiver, 1 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave	Not used	315	759	163	30	1.267	
1 × Receiver, 1 × Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave	Not used	315	759	86	30	1.190	
2 × Receiver, 2 × Transmitter RF Attenuation = 0 dB, Full-Scale Continuous Wave	Not used	553	1064	250	58	1.925	

Table 11. FDD Modes (Continued)

	Supply (mA)							
ADRV9006 Mode Conditions	VDDA_1P0 Analog Supplies	VDD_1P0 Digital Supply	VDDA_1P3 Analog Supplies	VDDA_1P8 Analog Supplies	VDD_1P8 Digital Supply	Total Average Power (W)		
2 × Receiver, 2 × Transmitter RF Attenuation = 10 dB, Full-Scale Continuous Wave	Not used	553	1064	174	58	1.849		

TIMING SPECIFICATIONS

Table 12. Timing Specifications

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SPI TIMING					
t _{CP}	28			ns	SPI_CLK period, 3-wire mode
	22			ns	SPI_CLK period, 4-wire mode
t _{MP}	10			ns	SPI_CLK pulse width
t _{sc}	3			ns	SPI_EN setup to first SPI_CLK rising edge
t _{HC}	0			ns	Last SPI_CLK falling edge to SPI_EN hold
ts	2			ns	SPI_DIO data input setup to SPI_CLK
t _H	0			ns	SPI_DIO data input hold to SPI_CLK
t _{co}	3		15	ns	SPI_CLK falling edge to output data delay (3-wire mode)
	3		10	ns	SPI_CLK falling edge to output data delay (4-wire mode)
t _{HZM}	t _H		t _{CO}	ns	Bus turnaround time after the baseband processor drives the last address bit
t _{HZS}	0		t _{CO}	ns	Bus turnaround time after the ADRV9006 drives the last address bit, not shown in Figure 2
				_	
TX1 ENABLE or TX2 ENABLE Pulse Width	10			μs	
RX1_ENABLE or RX2_ENABLE Pulse Width	10			μs	
TX1 ENABLE or TX2 ENABLE Valid Data		2		μs	
RX1_ENABLE or RX2_ENABLE Valid Data		2		μs	
DIGITAL DATA TIMING (LVDS SSI)					Zero on-chip lane skew and an adjustable delay of ±300 ps available per lane
TXx_DCLK_IN±, RXx_DCLK_OUT± and TXx_DCLK_OUT± Clock Period	2			ns	500 MHz
TXx_DCLK_IN±, RXx_DCLK_OUT± and TXx_DCLK_OUT± Pulse Width	1			ns	
Transmitter Data					
TXx_IDATA_IN± or TXx_QDATA_IN or TXx_STROBE_IN± Setup to TXx_DCLK_IN±	0.22			ns	
TXx_IDATA_IN± or TXx_QDATA_IN± or TXx_STROBE_IN± Hold to TXx_DCLK_IN±	0.39			ns	
Receiver Data					
RXx_DCLK_OUT± to RXx_IDATA_OUT± or RXx_QDATA_OUT± or RXx_STROBE_OUT± Delay			0.2	ns	DC-coupled
DIGITAL DATA TIMING (CMOS-SSI)					
TXx_DCLK_IN±, RXx_DCLK_OUT± and TXx_DCLK_OUT± Clock Period	12.5			ns	80 MHz
TXx_DCLK_IN±, RXx_DCLK_OUT± and TXx_DCLK_OUT± Pulse Width	6.25			ns	
Transmitter Data					
TXx_DATA_IN± or TXx_STROBE_IN± Setup to TXx_DCLK_IN±	2			ns	

Table 12. Timing Specifications (Continued)

Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments
TXx_DATA_IN± or TXx_STROBE_IN± Hold to	2			ns	
TXx_DCLK_IN±					
Receiver Data					
RXx_DCLK_OUT± to RXx_DATA_OUT± or			4.5	ns	DC-coupled
RXx_STROBE_OUT± Delay					
MULTICHIP SYNCHRONIZATION (MCS) TIMING					
LVDS Setup			0.62	ns	
LVDS Hold			0	ns	
CMOS Setup			1	ns	
CMOS Hold			3	ns	

¹ TX1_ENABLE, TX2_ENABLE, RX1_ENABLE, and RX2_ENABLE are the channel enabling and disabling signals.




Figure 2. 3-Wire SPI Timing with Parameter Labels, SPI Read

ABSOLUTE MAXIMUM RATINGS

Table 13. Absolute Maximum Ratings

Parameter	Rating
VDDA_1P0 to VSSA	-0.2 V to +1.2 V
VDDA_1P3 to VSSA	-0.2 V to +1.5 V
VDDA_1P8 to VSSA	-0.3 V to +2.2 V
VDD_1P0 to VSSD	-0.2 V to +1.2 V
VDD_1P8 to VSSD	-0.3 V to +2.2 V
Input Current to Any Pin Except Supplies	±10 mA
Maximum Input Power into RF Ports	See Table 14 for limits vs. survival time
Junction Temperature Range	-40°C to +110°C
Storage Temperature Range	-65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 14. Maximum Input Power into RF Ports vs. Lifetime

	Lifetime				
RF Port Input Power, Continuous Wave Signal (dBm)	30 dB of Attenuation from Maximum Gain	0 dB of Attenuation from Maximum Gain			
7	>10 years	>10 years			
10	>10 years	20000 hours			
20	>10 years	14 hours			
23	>10 years	110 minutes			
25	>7 years	60 minutes			

REFLOW PROFILE

The ADRV9006 reflow profile is in accordance with the JEDEC JESD20 criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

The thermal resistance values specified in Table 15 are calculated based on JEDEC specifications (unless specified otherwise) and must be used in compliance with JESD51-12. Note that using enhanced heat removal techniques (PCB, heat sink, airflow, and so on) improves thermal resistance.

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. θ_{JC_TOP} is the thermal resistance from the junction to the top of the package case. θ_{JB} quantifies the junction-to-board thermal path. Ψ_{JC} measures component power flowing through multiple thermal paths from junction to case, rather than a single direct path, and Ψ_{JB} measures this power from junction to board.

Table 15. Thermal Resistance Values^{1, 2}

Package Type	θ_{JA}	$\theta_{\text{JC}_{\text{TOP}}}$	θ_{JB}	Ψ _{JC}	Ψ_{JB}	Unit
BC-196-16	18.21	0.04	3.96	0.02	3.63	°C/W

¹ For test, 100 µm thermal interface material (TIM) is used. TIM is assumed to have 3.6 W/mK.

² Using enhanced heat removal (PCB, heat sink, airflow, and so on) techniques improve thermal resistance values.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADRV9006

Table 16. ADRV9006, 196-Ball CSP BGA

ESD Model	Withstand Threshold (V)	Class
HBM	2000	2
CDM	350	C1
Excluding AUXADC_2	500	C2A

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

	ADRV9006													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	VSSA	VSSA	VSSA	VSSA	VRFVC02_ 1P3	VRFLO2_ 1P0	MODEA	RBIAS	VRFLO1_ 1P0	VRFVC01_ 1P3	VSSA	VSSA	VSSA	VSSA
в	RX2A-	VSSA	VSSA	VSSA	VSSA	VRFVCO2_ 1P0	AUXADC_2	AUXADC_1	VRFVCO1_ 1P0	VSSA	VSSA	VSSA	VSSA	RX1A-
с	RX2A+	VSSA	RX2B+	RX2B-	VSSA	VANA2_ 1P0	VANA2_ 1P3	VANA1_ 1P3	VANA1_ 1P0	VSSA	RX1B-	RX1B+	VSSA	RX1A+
D	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	MCS+	MCS-	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA
Е	VRX2LO_ 1P0	VRX2LO_ 1P3	AGPIO_2	VRFSYN2_ 1P3	VCLKSYN_ 1P3	VSSA	DEV_CLK_ IN+	DEV_CLK_ IN-	VSSA	VAUXSYN_ 1P3	VRFSYN1_ 1P3	AGPIO_0	VRX1LO_ 1P3	VRX1LO_ 1P0
F	VSSA	VSSA	VSSA	AGPIO_4	AGPIO_3	VSSA	VSSA	VSSA	VSSA	AGPIO_1	AGPIO_10	VSSA	VSSA	VSSA
G	TX2+	VSSA	VTX2LO_ 1P3	AGPIO_5	VCLKVCO_ 1P3	AGPIO_6	VCONV_ 1P8	VAGPIO_ 1P8	AGPIO_8	VAUXVCO _1P3	AGPIO_11	VTX1LO_ 1P3	VSSA	TX1+
н	TX2-	VANA2_ 1P8	VTX2LO_ 1P0	AUXADC_3	VCLKVCO_ 1P0	AGPIO_7	VCONV_ 1P0	VCONV_ 1P3	AGPIO_9	VAUXVCO _1P0	AUXADC_0	VTX1LO_ 1P0	VANA1_ 1P8	TX1–
J	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA
к	SPI_CLK	SPI_DIO	RX2_EN	VSSA/TES TCK+	VSSA/TES TCK-	DGPIO_0	DGPIO_1	DGPIO_2	DGPIO_3	DGPIO_4	DGPIO_5	RX1_EN	RESETB	GP_INT
L	SPI_EN	SPI_DO	TX2_EN	DGPIO_6	DGPIO_7	DGPIO_8	VDIG_1P0	VDIG_1P0	DGPIO_9	DGPIO_10	DGPIO_11	TX1_EN	MODE	DEV_CLK_ OUT
м	RX2_IDAT A_OUT-	RX2_IDAT A_OUT+	RX2_DCLK _OUT-	RX2_DCLK _OUT+		DGPIO_14/ TX2_DCLK _OUT_	VDIGIO_ 1P8	VDIG_0P9	DGPIO_12/ TX1_DCLK _OUT-	DGPIO_13/ TX1_DCLK _OUT+	RX1_DCLK _OUT+	RX1_DCLK _OUT-	RX1_IDAT A_OUT+	RX1_IDAT A_OUT-
N	RX2_ STROBE_ OUT-	RX2_ STROBE_ OUT+	RX2_ QDATA_ OUT-	RX2_ QDATA_ OUT+	TX2_DCLK _IN+	TX2_DCLK _IN-	VSSD	VSSD	TX1_DCLK _IN-	TX1_DCLK _IN+	RX1_ QDATA_ OUT+	RX1_ QDATA_ OUT-	RX1_ STROBE_ OUT+	RX1_ STROBE_ OUT-
Ρ	VSSD	TX2_ STROBE_ IN+	TX2_ STROBE_ IN-	TX2_ QDATA_ IN-	TX2_ QDATA_ IN+	TX2_ IDATA_ IN+	TX2_ IDATA_ IN-	TX1_ IDATA_ IN-	TX1_ IDATA_ IN+	TX1_ QDATA_ IN+	TX1_ QDATA_ IN-	TX1_ STROBE_ IN-	TX1_ STROBE_ IN+	VSSD
	RF PORT	s ≡PO	WER 1.8V	DIGITAL C	SPIO	= SPI, E	NABLES, R	ESET, MODE	, DEV_CLK					

■KF PUKIS ■POWEK 1.8V ■DIGITAL GPI0 ■ SPI, ENABLES, RESET, MODE, DEV_CLK_OU ■ANALOG GND ■POWER 1.3V ■ANALOG GPI0 □ SYNCHRONOUS SERIAL INTERFACE PORTS □DIGITAL GND □POWER 1.3V □MULTIFUNCTION GPI0 □ AUX ADC

Figure 3. Pin Configuration

Table 17. Pin Function Descriptions

Pin No.	Туре	Mnemonic	Description
A1, A2, A3, A4, A11, A12, A13, A14, B2 to B5, B10 to B13, C2, C5, C10, C13, D1 to D6, D9 to D14, E6, E9, F1 to F3, F6 to F9, F12 to F14, G2, G13, J1 to J14	Input	VSSA	Analog Ground (VSSA).
A5	Input	VRFVCO2_1P3	1.3 V Internal LDO Regulator Input Supply for LO Generation Circuitry. VRFVCO2_1P3 is sensitive to supply noise.
A6	Input and output	VRFLO2_1P0	1.0 V Internal Supply Node for RF LO2 LO Generation Circuitry. Connect VRFLO2_1P0 together with VRFVCO2_1P0 and bypass with a 4.7 μ F capacitor when the internal LDO regulator operated from the VRFVCO2_1P3 input is in use. Provide a 1.0 V supply to VRFLO2_1P0 when the internal LDO regulator that is operated from VRFVCO2_1P3 is not in use.
A7	Input	MODEA	Use MODEA to configure the boot up option for the DEV_CLK_IN± inputs and the DEV_CLK_OUT output. Connect MODEA to VSSA to enable the differential clock receiver at the DEV_CLK_IN± pins. Connect MODEA to a voltage level higher than any VSSA to enable either the single-ended clock at DEV_CLK_IN+ or the crystal oscillator resonator at both of the DEV_CLK_IN± pins.

003

Pin No.	Туре	Mnemonic	Description			
A8	Input	RBIAS	Bias Resistor Connection. RBIAS generates an internal current based on an external 1% resistor. Connect a 4.99 k Ω resistor between RBIAS and VSSA (analog ground).			
A9	Input and output	VRFLO1_1P0	1.0 V Internal Supply Node for RF LO1 LO Generation Circuitry. Connect VRFLO1_1P0 together with VRFVCO1_1P0 and bypass with a 4.7 µF capacitor when the internal LDO regulator operated from the VRFVCO1_1P3 input is in use. Provide a 1.0 V supply to VRFLO1_1P0 when the internal LDO regulator operated from VRFVCO1_1P3 is not in use.			
A10	Input	VRFVCO1_1P3	1.3 V Internal LDO Regulator Input Supply for RF LO1 VCO and LO Generation Circuitry. VRFVCO1_1P3 is sensitive to supply noise.			
B1, C1	Input	RX2A-, RX2A+	Differential Input A for Rx2. If unused, connect RX2A- and RX2A+ to VSSA.			
B6	Output	VRFVCO2_1P0	1.0 V Internal Supply Node for RF LO2 VCO Circuitry. Connect this VRFVCO2_1P0 together with VRFLO2_1P0 and bypass with a 4.7 μ F capacitor when the internal LDO regulator operated from the VRFVCO2_1P3 input is in use.			
B7	Input	AUXADC_2	Input 2 to Auxiliary ADC Input Multiplexer. If unused, do not connect AUXADC_2.			
B8	Input	AUXADC_1	Input 1 to Auxiliary ADC Input Multiplexer. If unused, do not connect AUXADC_1.			
B9	Output	VRFVCO1_1P0	1.0 V Internal Supply node for RF LO1 VCO Circuitry. Connect VRFVCO1_1P0 together with VRFLO1_1P0 and bypass with a 4.7 μ F capacitor when the internal LDO regulator operated from the VRFVCO1_1P3 input is in use.			
B14, C14	Input	RX1A-, RX1A+	Differential Input A for Rx1. If unused, connect RX1A- and RX1A+ to VSSA.			
C3, C4	Input	RX2B+, RX2B-	Differential Input B for Rx2. If unused, connect RX2B+ and RX2B- to VSSA.			
C6	Input and output	VANA2_1P0	1.0 V Internal Supply Node for Tx2 and Rx2 Baseband Circuits, TIA, Transmitter Transconductance (GM) Baseband Filters, and Auxiliary DACs and ADCs. For normal operation, leave VANA2_1P0 unconnected.			
C7	Input	VANA2_1P3	1.3 V Internal LDO Regulator Input Supply for Tx2 and Rx2 Baseband Circuits, TIA, Transmitter GM, Baseband Filters, and Auxiliary DACs and ADCs. VANA2_1P3 is sensitive to supply noise.			
C8	Input	VANA1_1P3	1.3 V Internal LDO Regulator Input Supply for Tx1 and Rx1 Baseband Circuits, TIA, Transmitter GM and Baseband Filters. VANA1_1P3 is sensitive to supply noise.			
C9	Input and output	VANA1_1P0	1.0 V Internal Supply Node for Tx1 and Rx1 Baseband Circuits, TIA, Transmitter GM and Baseband Filters. For normal operation, leave VANA1_1P0 unconnected.			
C11, C12	Input	RX1B-, RX1B+	Differential Input B for Rx1. If unused, connect RX1B- and RX1B+ to VSSA.			
D7, D8	Input	MCS+, MCS-	Multichip Synchronization Reference Inputs. If unused, connect MCS+ and MCS- to VSSA.			
E1	Output	VRX2LO_1P0	1.0 V Internal Supply Node for Rx2 LO Buffers and Mixers. VRX2LO_1P0 is sensitive to supply noise. Bypass VRX2LO_1P0 with a 4.7 μ F capacitor.			
E2	Input	VRX2LO_1P3	1.3 V Internal LDO Regulator Input Supply for Rx2 LO Buffers and Mixers. Provide a 1.0 V supply to VRX2LO_1P3 when the internal LDO regulator is not used. VRX2LO_1P3 is sensitive to supply noise.			
E3, E12, F4, F5, F10, F11, G4, G6, G9, G11, H6, H9	Input and output	AGPIO_xx	GPIO Signals Referenced to VAGPIO_1P8 1.8 V Supply. See Table 18 to match the ball location to the AGPIO_xx signal name. Some AGPIO_xx pins can also function as auxiliary DAC outputs. See Table 18 for mapping between AGPIO_xx and the auxiliary DAC signals. If unused, do not connect AGPIO_xx.			
E4	Input	VRFSYN2_1P3	1.3 V Supply for RF LO2 Synthesizer. VRFSYN2_1P3 is sensitive to supply noise.			
E5	Input	VCLKSYN_1P3	1.3 V Supply for Clock Synthesizer. VCLKSYN_1P3 is sensitive to supply noise.			
E7, E8	Input	DEV_CLK_IN+, DEV_CLK_IN-	Device Clock Input. DEV_CLK_IN± can operate as differential, single-ended, or be connected to the external crystal oscillator. In single-ended mode, apply the clock signal to the DEV_CLK_IN+ pin and leave the DEV_CLK_IN- pin unconnected.			
E10	Input	VAUXSYN_1P3	1.3 V Supply for Auxiliary Synthesizer. VAUXSYN_1P3 is sensitive to supply noise.			
E11	Input	VRFSYN1_1P3	1.3 V Supply for RF LO1 Synthesizer. VRFSYN1_1P3 is sensitive to supply noise.			
E13	Input	VRX1LO_1P3	1.3 V Internal LDO Regulator Input Supply for Rx1 LO Buffers and Mixers. Provide a 1.0 V supply to VRX1LO_1P3 when the internal LDO regulator is not used. VRX1LO_1P3 is sensitive to supply noise.			
E14	Output	VRX1LO_1P0	1.0 V Internal Supply Node for Rx1 LO Buffers and Mixers. VRX1LO_1P0 is sensitive to supply noise. Bypass VRX1LO_1P0 with a 4.7 μ F capacitor.			
G1, H1	Output	TX2+, TX2-	Differential Outputs for Transmitter Channel 2. If unused, do not connect TX2+ and TX2			
G3	Input	VTX2LO_1P3	1.3 V Supply for Tx2 LO Buffers, Upconverter, and LO Delay. Provide a 1.0 V supply to VTX2LO_1P3 when the internal LDO regulator is not used. VTX2LO_1P3 is sensitive to supply noise.			
G5	Input	VCLKVCO_1P3	1.3 V Internal LDO Regulator Input Supply for Clock LO VCO and LO Generation Circuitry. VCLKVCO_1P3 is sensitive to supply noise.			

Pin No.	Туре	Mnemonic	Description	
G7	Input	VCONV_1P8	1.8 V Supply for Tx1 and Tx2 DAC and Rx1 and Rx2 ADC.	
G8	Input	VAGPIO_1P8	1.8 V Supply for Auxiliary DACs, Auxiliary ADCs, and AGPIO Signals.	
G10	Input	VAUXVCO_1P3	1.3 V Internal LDO Regulator Input Supply for Auxiliary LO VCO and LO Generation Circuitry. VAUXVCO_1P3 is sensitive to supply noise.	
G12	Input	VTX1LO_1P3	1.3 V Internal LDO Regulator Input Supply for Tx1 LO Buffers, Upconverter, and LO Delay. Provide a 1.0 V supply to VTX1LO_1P3 when the internal LDO regulator is not used. VTX1LO_1P3 is sensitive supply noise.	
G14, H14	Output	TX1+, TX1-	Differential Outputs for Transmitter Channel 1. If unused, do not connect TX1+ and TX1	
H2	Input	VANA2_1P8	1.8 V Supply for Rx2 Mixer, Rx2 TIA, Tx2 LPF, and Internal References.	
H3	Output	VTX2LO_1P0	1.0 V Internal Supply Node for Tx2 LO Buffers, Upconverter, and LO Delay. For normal operation, leave VTX2LO_1P0 unconnected.	
H4	Input	AUXADC_3	Input 3 to Auxiliary ADC Input Multiplexer. If unused, do not connect AUXADC_3.	
H5	Output	VCLKVCO_1P0	1.0 V Internal Supply Node for Clock LO VCO and LO Generation Circuitry. Bypass VCLKVCO_1P0 with a 4.7 μF capacitor.	
H7	Output	VCONV_1P0	1.0 V Internal Supply Node for Receiver ADCs and Transmitter DACs. Bypass VCONV_1P0 with a 4.7 μ F capacitor.	
H8	Input	VCONV_1P3	1.3 V Internal LDO Regulator Input Supply for Receiver ADCs and Transmitter DACs. Provide a 1.0 V supply to VCONV_1P3 when the internal LDO regulator is not used. VCONV_1P3 is sensitive to supply noise.	
H10	Output	VAUXVCO_1P0	1.0 V Internal Supply Node for Auxiliary LO VCO and LO Generation Circuitry. Bypass VAUXVCO_1P0 with a 4.7 μF Capacitor.	
H11	Input	AUXADC_0	Input 0 to Auxiliary ADC Input Multiplexer. If unused, do not connect AUXADC_0.	
H12	Output	VTX1LO_1P0	1.0 V Internal Supply Node for Tx1 LO Buffers, Upconverter, and LO Delay. For normal operation, leave VTX1LO_1P0 unconnected.	
H13	Input	VANA1_1P8	1.8 V Supply for Rx1 Mixer, Rx1 TIA, Tx1 LPF, Crystal Oscillator, DEV_CLK± Circuitry, and Internal References.	
K1	Input	SPI_CLK	Serial Data Bus Clock Input.	
К2	Input and output	SPI_DIO	Serial Data Input in 4-Wire Mode or Input and Output in 3-Wire Mode.	
K3	Input	RX2_EN	Enable Input for Rx2. If unused, do not connect RX2_EN.	
K4	Input	VSSA/TESTCK+	Connect VSSA/TESTCK+ to VSSA for normal operation.	
K5	Input	VSSA/TESTCK-	Connect VSSA/TESTCK- to VSSA for normal operation.	
K6 to K11, L4 to L6, L9 to L11	Input and output	DGPIO_xx	Digital GPIOs. VDIGIO_1P8 supplies 1.8 V to DGPIO_xx. See Table 19 to match the pin location to the DGPIO_xx signal name. If unused, do not connect DGPIO_xx.	
K12	Input	RX1_EN	Enable Input for Rx1. If unused, do not connect RX1_EN.	
K13	Input	RESETB	Active Low Chip Reset.	
K14	Output	GP_INT	General-Purpose Digital Interrupt Output Signal. If unused, do not connect GP_INT.	
L1	Input	SPI_EN	Active Low Serial Data Bus Chip Select.	
L2	Output	SPI_DO	Serial Data Output. If unused in SPI 3-wire mode, do not connect SPI_DO.	
L3	Input	TX2_EN	Enable Input for Transmitter Channel 2. If unused, do not connect TX2_EN.	
L7, L8	Input	VDIG_1P0	1.0 V Digital Core. Connect the VDIG_1P0 pins together. Use a wide trace to connect the VDIG_1P0 pins to a separate power supply domain. Provide reservoir capacitance close to the chip.	
L12	Input	TX1_EN	Enable Input for Transmitter Channel 1. If unused, do not connect TX1_EN.	
L13	Input	MODE	Joint Test Action Group (JTAG) Boundary Scan Pin. See Table 19 for more information. If unused, connect MODE to VSSA.	
L14	Output	DEV_CLK_OUT	Single-Ended Device Clock Output. DEV_CLK_OUT provides a DEV_CLK signal or the divided version to the baseband IC. If unused, do not connect DEV_CLK_OUT.	
M1	Output	RX2_IDATA_OUT-	In LVDS SSI mode, RX2_IDATA_OUT- is the Rx2 I sample data output on the negative side or the Rx2 I and Q sample data output on the negative side. In CMOS SSI mode, RX2_IDATA_OUT- is the Rx2 Data Output 0 or the Rx2 I and Q sample data output. If unused, do not connect RX2_IDATA_OUT	

Pin No.	Туре	Mnemonic	Description
M2	Output	RX2_IDATA_OUT+	In LVDS SSI mode, RX2_IDATA_OUT+ is the Rx2 I sample data output positive side of the differential pair or the Rx2 I and Q sample data output positive side of the differential pair. In CMOS SSI mode, RX2_IDATA_OUT+ is the Rx2 Data Output 1. If unused, do not connect RX2_IDATA_OUT+.
M3	Output	RX2_DCLK_OUT-	In LVDS SSI mode, RX2_DCLK_OUT- is the Rx2 data clock output negative side. In CMOS SSI mode, RX2_DCLK_OUT- is not used. If unused, do not connect RX2_DCLK_OUT
M4	Output	RX2_DCLK_OUT+	In LVDS SSI mode, RX2_DCLK_OUT+ is the Rx2 data clock output positive side. In CMOS SSI mode, RX2_DCLK_OUT+ is the Rx2 data clock output. If unused, do not connect RX2_DCLK_OUT+.
M5	Input and output	DGPIO_15/TX2_ DCLK_OUT+	Digital GPIO 15. VDIGIO_1P8 supplies 1.8 V to DGPIO_15/TX2_DCLK_OUT+. Alternative function of DGPIO_15/TX2_DCLK_OUT+ is to provide the positive side of the reference clock output for the Tx2 data port in LVDS SSI mode. If unused, do not connect DGPIO_15/TX2_DCLK_OUT+.
M6	Input and output	DGPIO_14/TX2_ DCLK_OUT-	Digital GPIO 14. VDIGIO_1P8 supplies 1.8 V to DGPIO_14/TX2_DCLK_OUT The alternative function of DGPIO_14/TX2_DCLK_OUT- is to provide the negative side of the reference clock output for the Tx2 data port in LVDS SSI mode. If unused, do not connect DGPIO_14/TX2_DCLK_OUT
M7	Input	VDIGIO_1P8	1.8 V Supply Input for Data Port Interface (CMOS-SSI and LVDS SSI Mode), SPI Signals, Control Input and Output Signals, and DGPIO Interface.
M8	Output	VDIG_0P9	1.0 V Internal Supply Node for Digital Circuitry. Bypass VDIG_0P9 with a 4.7 µF capacitor.
M9	Input and output	DGPIO_12/TX1_ DCLK_OUT-	Digital GPIO 12. VDIGIO_1P8 supplies 1.8 V to DGPIO_12/TX1_DCLK_OUT The alternative function of DGPIO_12/TX1_DCLK_OUT- is to provide the negative side of the reference clock output for the Tx1 data port in LVDS SSI mode. If unused, do not connect DGPIO_12/TX1_DCLK_OUT
M10	Input and output	DGPIO_13/TX1_ DCLK_OUT+	Digital GPIO 13. VDIGIO_1P8 supplies 1.8 V to DGPIO_13/TX1_DCLK_OUT+. The alternative function of DGPIO_13/TX1_DCLK_OUT+ is to provide the positive side of the reference clock output for the Tx1 data port in LVDS SSI mode. If unused, do not connect DGPIO_13/TX1_DCLK_OUT+.
M11	Output	RX1_DCLK_OUT+	In LVDS SSI mode, RX1_DCLK_OUT+ is the Rx1 data clock output positive side. In CMOS SSI mode, RX1_DCLK_OUT+ is the Rx1 data clock output. If unused, do not connect RX1_DCLK_OUT+.
M12	Output	RX1_DCLK_OUT-	In LVDS SSI mode, RX1_DCLK_OUT- is the Rx1 data clock output negative side. In CMOS SSI mode, RX1_DCLK_OUT- is not used. If unused, do not connect RX1_DCLK_OUT
M13	Output	RX1_IDATA_OUT+	In LVDS SSI mode, RX1_IDATA_OUT+ is the Rx1 I sample data output positive side or the Rx1 I and Q sample data output positive side. In CMOS SSI mode, RX1_IDATA_OUT+ is the Rx1 Data Output 1.
M14	Output	RX1_IDATA_OUT-	In LVDS SSI mode, RX1_IDATA_OUT- is the Rx1 I sample data output negative side or the Rx1 I and Q sample data output negative side. In CMOS SSI mode, RX1_IDATA_OUT- is the Rx1 Data Output 0 or the Rx1 I and Q sample data output.
N1	Output	RX2_STROBE_OUT-	In LVDS SSI mode, RX2_STROBE_OUT- is the Rx2 strobe output negative side. In CMOS SSI mode, RX2_STROBE_OUT- is not used. If unused, do not connect RX2_STROBE_OUT
N2	Output	RX2_STROBE_OUT+	In LVDS SSI mode, RX2_STROBE_OUT+ is the Rx2 strobe output positive side. In CMOS SSI mode, RX2_STROBE_OUT+ is the Rx2 strobe output. If unused, do not connect RX2_STROBE_OUT+.
N3	Output	RX2_QDATA_OUT-	In LVDS SSI mode, RX2_QDATA_OUT- is the Rx2 Q sample data output positive side. In CMOS SSI mode, RX2_QDATA_OUT- is the Rx2 Data Output 2. If unused, do not connect RX2_QDATA_OUT
N4	Output	RX2_QDATA_OUT+	In LVDS SSI mode, RX2_QDATA_OUT+ is the Rx2 Q sample data output positive side. In CMOS SSI mode, RX2_QDATA_OUT+ is the Rx2 Data Output 3. If unused, do not connect RX2_QDATA_OUT+.
N5	Input	TX2_DCLK_IN+	In LVDS SSI mode, TX2_DCLK_IN+ is the Tx2 data clock input positive side. In CMOS SSI mode, TX2_DCLK_IN+ is the Tx2 data clock input. If unused, do not connect TX2_DCLK_IN+.
N6	Input	TX2_DCLK_IN-	In LVDS SSI mode, TX2_DCLK_IN- is the Tx2 data clock input negative side. In CMOS SSI mode, TX2_DCLK_IN- is not used. If unused, do not connect TX2_DCLK_IN
N7, N8, P1, P14	Input	VSSD	Digital Supply Voltage (VSSD).
N9	Input	TX1_DCLK_IN-	In LVDS SSI mode, TX1_DCLK_IN- is the Tx1 data clock input negative side. In CMOS SSI mode, TX1_DCLK_IN- is not used. If unused, do not connect TX1_DCLK_IN
N10	Input	TX1_DCLK_IN+	In LVDS SSI mode, TX1_DCLK_IN+ is the Tx1 data clock input positive side. In CMOS SSI mode, TX1_DCLK_IN+ is the Tx1data clock input. If unused, do not connect TX1_DCLK_IN+.
N11	Output	RX1_QDATA_OUT+	In LVDS SSI mode, RX1_QDATA_OUT+ is the Rx1 Q sample data output positive side. In CMOS SSI mode, RX1_QDATA_OUT+ is the Rx1 Data Output 3. If unused, do not connect RX1_QDATA_OUT+.
N12	Output	RX1_QDATA_OUT-	In LVDS SSI mode, RX1_QDATA_OUT- is the Rx1 Q sample data output positive side. In CMOS SSI mode, RX1_QDATA_OUT- is the Rx1 Data Output 2. If unused, do not connect RX1_QDATA_OUT

Pin No.	Туре	Mnemonic	Description
N13	Output	RX1_STROBE_OUT+	In LVDS SSI mode, RX1_STROBE_OUT+ is the Rx1 strobe output positive side. In CMOS SSI mode, RX1_STROBE_OUT+ is the Rx1 strobe output. If unused, do not connect RX1_STROBE_OUT+.
N14	Output	RX1_STROBE_OUT-	In LVDS SSI mode, RX1_STROBE_OUT- is the Rx1 strobe output negative side. In CMOS SSI mode, RX1_STROBE_OUT- is not used. If unused, do not connect RX1_STROBE_OUT
P2	Input	TX2_STROBE_IN+	In LVDS SSI mode, TX2_STROBE_IN+ is the Tx2 strobe input positive side. In CMOS SSI mode, TX2_STROBE_IN+ is the Tx2 strobe input. If unused, do not connect TX2_STROBE_IN+.
P3	Input and output	TX2_STROBE_IN-	In LVDS SSI mode, TX2_STROBE_IN- is the Tx2 strobe input negative side. In CMOS SSI mode, TX2_STROBE_IN- is the Tx2 reference data clock output. If unused, do not connect TX2_STROBE_IN
P4	Input	TX2_QDATA_IN-	In LVDS SSI mode, TX2_QDATA_IN- is the Tx2 Q sample data input negative side. In CMOS SSI mode TX2_QDATA_IN- is the Tx2 Data Input 2. If unused, do not connect TX2_QDATA_IN
P5	Input	TX2_QDATA_IN+	In LVDS SSI mode, TX2_QDATA_IN+ is the Tx2 Q sample data input positive side. In CMOS SSI mode, TX2_QDATA_IN+ is the Tx2 Data Input 3. If unused, do not connect TX2_QDATA_IN+.
P6	Input	TX2_IDATA_IN+	In LVDS SSI mode, TX2_IDATA_IN+ is the Tx2 I sample data input positive side or the Tx2 I and Q sample data input positive side. In CMOS SSI mode, TX2_IDATA_IN+ is the Tx2 Data Input 1. If unused, do not connect TX2_IDATA_IN+.
P7	Input	TX2_IDATA_IN-	In LVDS SSI mode, TX2_IDATA_IN- is the Tx2 I sample data input negative side or the Tx2 I and Q sample data input negative side. In CMOS SSI mode, TX2_IDATA_IN- is the Tx2 Data Input 0 or the Tx2 I and Q sample data input. If unused, do not connect TX2_IDATA_IN
P8	Input	TX1_IDATA_IN-	In LVDS SSI mode, TX1_IDATA_IN- is the Tx1 I sample data input negative side or the Tx1 I and Q sample data input negative side. In CMOS SSI mode, TX1_IDATA_IN- is the Tx1 Data Input 0 or the Tx1 I and Q sample data input. If unused, do not connect TX1_IDATA_IN
P9	Input	TX1_IDATA_IN+	In LVDS SSI mode, TX1_IDATA_IN+ is the Tx1 I sample data input positive side or the Tx1 I and Q sample data input positive side. In CMOS SSI mode, TX1_IDATA_IN+ is the Tx1 Data Input 1. If unused, do not connect TX1_IDATA_IN+.
P10	Input	TX1_QDATA_IN+	In LVDS SSI mode, TX1_QDATA_IN+ is the Tx1 Q sample data input positive side. In CMOS SSI mode, TX1_QDATA_IN+ is the Tx1 Data Input 3. If unused, do not connect TX1_QDATA_IN+.
P11	Input	TX1_QDATA_IN-	In LVDS SSI mode, TX1_QDATA_IN- is the Tx1 Q sample data input negative side. In CMOS SSI mode TX1_QDATA_IN- is the Tx1 Data Input 2. If unused, do not connect TX1_QDATA_IN
P12	Input and output	TX1_STROBE_IN-	In LVDS SSI mode, TX1_STROBE_IN- is the Tx1 strobe input negative side. In CMOS SSI mode, TX1_STROBE_IN- is the Tx1 reference data clock output. If unused, do not connect TX1_STROBE_IN
P13	Input	TX1_STROBE_IN+	In LVDS SSI mode, TX1_STROBE_IN+ is the Tx1 strobe input positive side. In CMOS SSI mode, TX1_STROBE_IN+ is the Tx1 strobe input. If unused, do not connect TX1_STROBE_IN+.

The ADRV9006 supports a signal bandwidth from 12 kHz to 40 MHz. The bandwidth of 1 MHz is the boundary to distinguish between narrow-band and wideband profiles. If the signal bandwidth is less than 1 MHz, it is considered a narrow-band profile. Otherwise, it is considered a wideband profile. The performance of the ADRV9006 is measured for both wideband and narrow-band profiles.

WIDEBAND

Device configuration profile: receiver = 40 MHz bandwidth, I/Q rate = 61.44 MHz, transmitter = 40 MHz bandwidth, I/Q rate = 61.44 MHz, device clock = 38.4 MHz, and an internal LO is used for all measurements. Measurements are at nominal power supply voltages. All RF specifications are based on measurements that include PCB and matching circuit losses, unless otherwise noted. Specifications are applicable over the lifetime of the device.

50 MHz LO

The temperature settings refer to the die temperature. All LO frequencies are set to 50 MHz, unless otherwise noted.




Figure 4. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 5. Receiver Absolute Gain (Complex) vs. LO Frequency, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 6. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 7. Receiver Noise Figure vs. LO Frequency, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 8. Receiver Image Rejection vs. LO Frequency, Baseband Frequency = 5.6 MHz, ADC = Low Power, Initialization Calibration and Hardware Tracking Calibration Only




Figure 9. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -15.1$ dBFS




Figure 10. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -15.1$ dBFS




Figure 11. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 12. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 13. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 14. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 15. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 16. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 17. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 18. Receiver and Transmitter Return Loss vs. Frequency (For LO = 30 MHz to 3 GHz)




Figure 19. Transmitter Absolute Power Calbirated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 20. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 21. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 22. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20




Figure 23. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 24. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 25. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 26. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 27. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 28. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 29. Transmitter Second-Order Intermodulation Distortion (IMD2) vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 30. Transmitter Third-Order Intermodulation Distortion (IMD3) vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 31. Transmitter Noise Spectral Density (NSD) vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

470 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 470 MHz, unless otherwise noted.




Figure 32. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 33. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 34. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 35. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, P_{OUT} = -11.1 dBFS




Figure 36. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 37. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 38. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 39. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 40. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 41. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 42. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 43. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 44. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 45. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 46. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20






Figure 47. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only








Figure 49. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 50. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 51. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 52. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 53. Transmitter IMD2 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 54. Transmitter IMD3 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 55. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

900 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 900 MHz, unless otherwise noted.




Figure 56. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 57. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 58. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, P_{OUT} = -11.1 dBFS




Figure 59. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 60. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 61. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 62. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 63. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 64. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 65. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 66. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 67. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 68. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 69. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 70. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20




Figure 71. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 72. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 73. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 74. Transmitter LO Leakage Power vs. Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 75. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 76. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 77. Transmitter IMD2 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 78. Transmitter IMD3 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz






Figure 79. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

2400 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 2400 MHz, unless otherwise noted.








Figure 81. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 82. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 83. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 84. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 85. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 86. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 87. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 88. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 89. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 90. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 91. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 92. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 93. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 94. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20




Figure 95. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 96. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 97. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 98. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 99. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 100. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 101. Transmitter IMD2 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 102. Transmitter IMD3 vs Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 103. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

3500 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 3500 MHz, unless otherwise noted.






Figure 104. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS








Figure 106. Receiver Noise Figure vs. LO Frequency, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 107. Receiver Image Rejection vs. LO Frequency, Baseband Frequency = 5.6 MHz, ADC = Low Power, Initialization Calibration and Hardware Tracking Calibration Only




Figure 108. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 109. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 110. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 111. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 112. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 113. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain index = 255, ADC = Low Power




Figure 114. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 115. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 116. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 117. Receiver and Transmitter Return Loss vs. Frequency (For LO = 3 GHz to 6 GHz)




Figure 118. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 119. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 120. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 121. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20




Figure 122. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 123. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 124. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 125. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 126. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 127. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 128. Transmitter IMD2 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 129. Transmitter IMD3 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 130. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

5800 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 5800 MHz, unless otherwise noted.




Figure 131. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 132. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 133. Receiver Image Rejection vs. DUT Junction Temperature (Low to High), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 134. Receiver Image Rejection vs. DUT Junction Temperature (High to Low), Tone 1 Baseband Frequency = -5.1 MHz, Tone 2 Baseband Frequency = 13.9 MHz, ADC = Low Power, $P_{OUT} = -11.1$ dBFS




Figure 135. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 136. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 137. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 138. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain index = 255, ADC = Low Power




Figure 139. Receiver DC Offset vs. Gain Index, Baseband Frequency = 5.6 MHz, ADC = Low Power




Figure 140. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 141. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz, Gain Index = 255




Figure 142. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 143. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 144. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 0




Figure 145. Transmitter Image Rejection vs. Baseband Frequency, Tracking Calibration On vs. Tracking Calibration Off, Transmitter Attenuation Code = 20






Figure 146. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS, Initialization Calibration Only








Figure 148. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 0.2 dBFS




Figure 149. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 18 MHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 150. Transmitter LO Leakage Power vs. DUT Junction Temperature (Low to High), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 151. Transmitter LO Leakage Power vs. DUT Junction Temperature (High to Low), Baseband Frequency = 4 MHz, Backoff = 0.5 dBFS, Attenuation Code = 0




Figure 152. Transmitter IMD2 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 153. Transmitter IMD3 vs. Baseband Frequency, Transmitter Attenuation Code = 0, f1 = Baseband Frequency, f2 = Baseband Frequency + 1 MHz




Figure 154. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 5.6 MHz, Transmitter Channel = Channel 1

NARROW-BAND

Device configuration profile: receiver = 25 kHz bandwidth, receiver IF = 490 kHz, I/Q rate = 144 kHz, transmitter = 25 kHz bandwidth, I/Q rate = 144 kHz, device clock = 38.4 MHz, and an internal LO is used for all measurements. Measurements are at nominal power supply voltages. All RF specifications are based on measurements that include PCB and matching circuit losses, unless otherwise noted. Specifications are applicable over the lifetime of the device.

30 MHz LO

The temperature settings refer to the die temperature. All LO frequencies are set to 30 MHz, unless otherwise noted.




Figure 155. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 156. Receiver Absolute Gain (Complex) vs. LO Frequency, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 157. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 158. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 159. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 160. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 161. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 162. Receiver DC Offset vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 163. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT} = -15.1 dBFS at -40°C and +25°C, P_{OUT} = -18.1 dBFS at +110°C




Figure 164. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -11.6 dBFS




Figure 165. Transmitter Absolute Power Calabrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 166. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 167. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 168. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 169. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 170. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only







Figure 171. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1


470 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 470 MHz, unless otherwise noted.












Figure 174. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 175. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 176. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power






Figure 177. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power








Figure 179. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT}= -13.6 dBFS at -40°C and +25°C, P_{OUT} = -16.6 dBFS at +110°C




Figure 180. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -11.6 dBFS




Figure 181. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 182. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 183. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 184. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 185. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 186. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 187. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1

900 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 900 MHz, unless otherwise noted.




Figure 188. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 189. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 190. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 191. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 192. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power






Figure 193. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power








Figure 195. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 196. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT} = -15.1 dBFS at -40°C and +25°C, P_{OUT} = -18.1 dBFS at +110°C




Figure 197. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -11.6 dBFS




Figure 198. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 199. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 200. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 201. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 202. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 203. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1

2400 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 2400 MHz, unless otherwise noted.






Figure 204. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS








Figure 206. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 207. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 208. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power






Figure 209. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power








Figure 211. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT} = -13.6 dBFS at -40°C and +25°C, P_{OUT} = -16.6 dBFS at +110°C




Figure 212. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -11.6 dBFS




Figure 213. Transmitter Absolute Power Calbitrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 214. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 215. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 216. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 217. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 218. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 219. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1

3500 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 3500 MHz, unless otherwise noted.






Figure 220. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS








Figure 222. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 223. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 224. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power






Figure 225. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power








Figure 227. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT} = -12.6 dBFS at -40°C and +25°C, P_{OUT} = -15.6 dBFS at +110°C




Figure 228. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -6.6 dBFS




Figure 229. Transmitter Absolute Power Calibration to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 230. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 231. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 232. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 233. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 234. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only




Figure 235. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1

5800 MHz LO

The temperature settings refer to the die temperature. All LO frequencies set to 5800 MHz, unless otherwise noted.




Figure 236. Receiver Absolute Gain (Complex) vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power, P_{OUT} = -9.6 dBFS




Figure 237. Receiver Noise Figure vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 238. Receiver Second-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power




Figure 239. Receiver Second-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power




Figure 240. Receiver Third-Order Harmonic Distortion vs. Gain Index, Baseband Frequency = 2.1 kHz, ADC = Low Power






Figure 241. Receiver Third-Order Harmonic Distortion vs. Baseband Frequency, Gain Index = 255, ADC = Low Power








Figure 243. Receiver Input IP3 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{1dB} = 4 MHz, P_{OUT} = -14 dBFS at -40°C and +25°C, P_{OUT} = -12 dBFS at +110°C




Figure 244. Receiver Input IP2 vs. Baseband Frequency, ADC = Low Power, f1 = Baseband Frequency + 1 MHz, f2 = Baseband Frequency + 2 MHz, Gain Index = 255, First-Order TIA with f_{3dB} = 4 MHz, P_{OUT} = -6.6 dBFS




Figure 245. Transmitter Absolute Power Calibrated to DUT vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 246. Transmitter Attenuation Delta vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 247. Transmitter Image Rejection vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS, Initialization Calibration Only




Figure 248. Transmitter Third-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 249. Transmitter Second-Order Harmonic Distortion vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 0.2 dBFS




Figure 250. Transmitter LO Leakage Power vs. Transmitter Attenuation Code, Baseband Frequency = 2.1 kHz, Backoff = 6 dBFS, Initialization Calibration Only






Figure 251. Transmitter NSD vs. Frequency Offset from LO, Baseband Frequency = 2.1 kHz, Transmitter Channel = Channel 1

PHASE NOISE



PLL bandwidth = 300 kHz. DEV_CLK = 38.4 MHz. Narrow-band or wideband profile with IQ mode. A high performance, low noise, Wenzel type oscillator is used as a reference clock.










Figure 254. Internal Local Oscillator Phase Noise at 900 MHz LO




Figure 255. Internal Local Oscillator Phase Noise at 2400 MHz LO




Figure 256. Internal Local Oscillator Phase Noise at 3500 MHz LO




Figure 257. Internal Local Oscillator Phase Noise at 5800 MHz LO

The ADRV9006 is a highly integrated RF transceiver that can be configured for a wide range of applications. The device integrates all RF, mixed-signal, and digital blocks necessary to provide transmit and receive functions in a single device. Programmability allows the two receiver channels and two transmitter channels to be used in TDD and FDD systems for mobile radio and cellular standards.

The ADRV9006 contains serial interface links that consist of LVDS and a CMOS synchronous serial interface (CSSI). Both receiver and transmitter channels provide a low pin count and reliable data interface to a field-programmable gate array (FPGA) or other integrated baseband solutions.

The ADRV9006 provides self calibration for dc offset, LO leakage, and QEC using an integrated microcontroller core to maintain a high performance level under varying temperatures and input signal conditions. Firmware is supplied with the device to schedule all calibrations with no user interaction.

TRANSMITTER

The ADRV9006 uses a direct conversion transmitter architecture that consists of two identical and independently controlled channels that provide all digital processing, mixed signals, PLLs, and RF blocks necessary to implement a direct conversion system. Refer to Figure 258 for the transmitter data path overview.

The ADRV9006 has an optional, fully programmable, 128-tap FIR. The FIR output is sent to a series of interpolation filters that provide additional filtering and data rate interpolation prior to reaching the DAC. Each DAC has an adjustable sample rate and is linear up to full scale.

The DAC output produces baseband analog signals. The I and Q signals are first filtered to remove sampling artifacts and then fed to the upconversion mixers. At the mixer stage, the I and Q signals are recombined and modulated onto the carrier frequency for transmission to the output stage. Each transmit chain provides a wide attenuation adjustment range with fine granularity to help designers optimize the signal-to-noise ratio (SNR).




Figure 258. Transmitter Architecture

RECEIVER

Figure 259 shows a simplified block diagram of the ADRV9006 receiver. The device is a fully integrated, direct conversion, low IF receiver signal chain. The receiver subsystem consists of a resistive input network for gain control followed by a current mode passive mixer. The output current of the mixer is converted to a voltage by a TIA and then digitized. The digital baseband provides the required filtering and decimation that follows the low power ADCs.

There are two RF inputs for each receiver to match different bands in one reference design. The mixer architecture is linear and inherently wideband, which facilitates impedance matching. The differential input impedance of the receiver inputs is 100Ω .

To achieve gain control, a programmed gain index map is implemented. This gain map distributes attenuation among the various receiver blocks for optimal performance at each power level. The gain range is 34 dB. Additional support is available for both automatic and manual gain control modes.

The receive LPFs can be reconfigured to help provide antialias filtering and improve out of band blockers. The ADRV9006 is a

wideband architecture transceiver that relies on the ADC high dynamic range to receive signals and interference at the same time. Filtering provided by the receive LPF attenuates ADC alias images. The receive LPF characteristic is flat and not intended to provide rejection of close in blockers. The baseband filter supports a baseband bandwidth from 5 MHz to 50 MHz.

The ADC output can be conditioned further by a series of decimation filters and a fully programmable, 128-tap FIR filter with additional decimation settings. The sample rate of each digital filter block automatically adjusts with each change of the decimation factors to produce the desired output data rate.

For standards that demand low phase noise performance, the ADRV9006 can operate in low IF mode. The ADRV9006 can receive signals offset from the carrier, as with an IF downconversion scheme. A digital numerically controlled oscillator (NCO) and mixer that follow the analog receive path can downconvert the IF signal to baseband. Downconverting the signal to baseband allows a lower sample rate on the data bus. The ADRV9006 makes no assumptions about high-side or low-side injection.




Figure 259. Receiver Architecture

RECEIVER AS AN OBSERVATION RECEIVER

In FDD type applications where only one receiver is used or in the TDD type applications during transmitter time slots, unused receiver inputs can be used to perform transmitter observation. The observation receiver operates in a similar manner to the main receivers.

Use the observation receiver channel to perform the following:

- Monitor the transmitter channels and implement transmitter local oscillator leakage (LOL) correction and transmitter QEC.
- Monitor signal levels after the power amplifier output for further data processing in the external baseband processor.

CLOCK INPUT

The reference clock inputs provide a low frequency clock from which all internal ADRV9006 clocks are derived. The ADRV9006 offers multiple reference input clocking options. The reference input clock pins on the device are labeled DEV_CLK_IN±.

For optimal performance, drive the reference clock differentially via an external source or from an external crystal. If a differential input clock is provided, the clock signal must be AC-coupled with the input range limited from 10 MHz to 1 GHz. The ADRV9006 can also accept an external crystal (XTAL) as a clock source. The frequency range of the supported crystal is between 20 MHz to 80 MHz. The external crystal connection must be DC-coupled.

If a differential clock is not available, a single-ended, AC-coupled, 1 V p-p (maximum) CMOS signal can be applied to the DEV_CLK_IN+ pin with the DEV_CLK_IN- pin unconnected. The maximum clock frequency in this mode is limited to 80 MHz.

SYNTHESIZERS

The ADRV9006 offers two distinct PLL paths, an RF PLL for the high frequency RF path and a baseband PLL for the digital and sampling clocks of the data converters.

RF PLL

The PLL structure in the ADRV9006 is unique in the sense that instead of having one dedicated PLL for the receive data path and a dedicated PLL for the transmit data path, two RF PLLs are in the device, and both PLLs can source the receiver, transmitter, both paths, or neither. This flexibility enables the ADRV9006 to meet various applications that require versatility.

The internal LO is generated by an on-chip VCO, which is tunable over a frequency range of 6.5 GHz to 13 GHz. The output of the VCO is phase-locked to an external reference clock through a fractional-N PLL that is programmable through the application programming interface (API) command. The VCO outputs are steered through a combination of frequency dividers to produce in-phase and quadrature phase LO signals in the 30 MHz to 6 GHz frequency range. PLL synthesizers are fractional-N designs that incorporate completely integrated VCOs and loop filters. In TDD mode, LO distribution paths and receive and transmit datapaths turn on and off as appropriate for the receive and transmit frames. In FDD mode, the transmit PLL and the receive PLL can be activated simultaneously. These PLLs require no external components.




Figure 260. RF LO

The ADRV9006 supports various forms of fast frequency hopping (FHH) with the frequency dwell time and transition time as the main distinguishing factors between these forms. The RF PLL phase noise and the QEC and LOL algorithm performance degrade as a function of decreasing frequency transition times. Hopping between the frequencies in FFH mode can be triggered by toggling a GPIO pin or executing an API command.

Baseband PLL

The ADRV9006 contains a baseband PLL synthesizer that generates all baseband and data port related clocks. Two options are provided for a high performance baseband PLL and a low power baseband PLL. A high performance baseband PLL offers greater flexibility in generating clocks to support a wider range of sample rates. A low power baseband PLL has a limitation in supporting certain sample rates but consumes less power. Both high performance and low power baseband PLLs are automatically programmed based on the data rate and sample rate requirements of the system.

SPI

The ADRV9006 uses an SPI to communicate with the baseband processor. This interface can be configured either as a 4-wire interface with dedicated receive and transmit ports, or as a 3-wire interface with a bidirectional data communications port. This bus allows the baseband processor to set all device control parameters using a simple address data serial bus protocol.

Write commands follow a 24-bit format. The first bit sets the bus direction of the bus transfer. The next 15 bits set the address where the data is written. The final eight bits contain the data transferred to the specific register address. Read commands follow a similar format with the exception that the first 16 bits are transferred on the SPI DIO pin and the final eight bits are read from the ADRV9006

either on the SPI_DO pin in 4-wire mode or on the SPI_DIO pin in 3-wire mode.

GPIO PINS

Digital General-Purpose Inputs/Outputs (DGPIOs)

The ADRV9006 GPIO signals referenced to the VDIGIO_1P8 supply are intended to interface with digital circuitry and can be configured for numerous functions. Some of these pins, when configured as outputs, are used by the baseband processor as real-time signals to provide a number of internal settings and measurements. This configuration allows the baseband processor to monitor receiver performance in different situations. Signals used for manual gain mode, calibration flags, state machine states, and various receiver parameters are among the outputs that can be monitored on these pins. In addition, certain pins can be configured as inputs and used in various functions, such as setting the receiver gain or transmitter attenuation in real time.

Analog General-Purpose Inputs/Outputs (AGPIOs)

The AGPIO pins are intended to interface with system blocks that perform analog functions. The AGPIO pins referenced to the VAGPIO_1P8 supply provide control signals to the external components, such as the low noise amplifier (LNA) or digital step

attenuator (DSA). The selected AGPIO pins provide an alternate auxiliary DAC functionality. See Table 18 for more details on pin mapping.

AUXILIARY CONVERTERS

Auxiliary ADC Inputs (AUXADC_x)

The ADRV9006 contains four auxiliary ADCs with the corresponding inputs connected to four dedicated input pins (AUXADC_x). This block can monitor system voltages without additional components. The auxiliary ADC is 10 bits with an input voltage range of 0.05 V to 0.95 V. When enabled, the auxiliary ADC is free running. An API function allows the user to read back the last value latched by the ADC.

Auxiliary DACs Outputs (AUXDAC_x)

The ADRV9006 contains four identical auxiliary DACs (AUXDAC_x) that can supply bias voltages, analog control voltages, or other system functionality. The auxiliary DACs (AUXDAC_0 to AUXDAC_3) are multiplexed with the AGPIO_xx pins, as shown in Table 18. The auxiliary DACs are 12 bits and have an output voltage range of approximately 0.05 V to VDDA_1P8 – 0.05 V and have a current drive of 10 mA. The auxiliary DACs generate ramp up and ramp down patterns that can be loaded into the ADRV9006 and then triggered based on state of dedicated DGPIO pin.

Pin Number	Primary Function	Alternate Function
E12	AGPIO_0	AUXDAC_0
F10	AGPIO_1	AUXDAC_1
E3	AGPIO_2	AUXDAC_2
F5	AGPIO_3	AUXDAC_3
F4	AGPIO_4	Not applicable
G4	AGPIO_5	Not applicable
G6	AGPIO_6	Not applicable
H6	AGPIO_7	Not applicable
G9	AGPIO_8	Not applicable
H9	AGPIO_9	Not applicable
F11	AGPIO_10	Not applicable
G11	AGPIO_11	Not applicable

JTAG BOUNDARY SCAN

The ADRV9006 provides support for a JTAG boundary scan. There are five dual function pins associated with the JTAG interface. These pins, as shown in Table 19, are used to access the on-chip

Table 19. Pin Number to DGPIO xx Mapping and JTAG Function

test access port. To enable the JTAG functionality, set the DGPIO_8 pin through DGPIO_11 pin and the MODE pin, as shown in Table 19.

Pin Number	Primary Function	JTAG Function, Boundary Scan CMOS Mode	JTAG Function, Boundary Scan LVDS Mode
K6	DGPIO_0	Not applicable	Not applicable
K7	DGPIO_1	Not applicable	Not applicable
K8	DGPIO_2	Not applicable	Not applicable
K9	DGPIO_3	TDO	TDO
K10	DGPIO_4	TRST	TRST
K11	DGPIO_5	TDI	TDI
L4	DGPIO_6	TMS	TMS
L5	DGPIO_7	TCLK	TCLK
L6	DGPIO_8	User sets to 0	User sets to 1
L9	DGPIO_9	User sets to 0	User sets to 0
L10	DGPIO_10	User sets to 0	User sets to 0
L11	DGPIO_11	User sets to 0	User sets to 0
M9	DGPIO_12/TX1_DCLK_OUT-	Not applicable	Not applicable
M10	DGPIO_13/TX1_DCLK_OUT+	Not applicable	Not applicable
M6	DGPIO_14/TX2_DCLK_OUT-	Not applicable	Not applicable
M5	DGPIO_15/TX2_DCLK_OUT+	Not applicable	Not applicable
L13	MODE Pin	User sets to 1	User sets to 1

APPLICATIONS INFORMATION

POWER SUPPLY SEQUENCE

The ADRV9006 requires a specific power-up sequence to avoid undesired power-up currents. The optimal power-on sequence requires VDD_1P0 to power up first. The VDDA_1P3 and VDDA_1P8 supplies must then power up after the VDD_1P0 supply. If VDDA_1P0 is used, VDDA_1P0 must be powered up after VDDA_1P3 and VDDA_1P8 are enabled.

The user must toggle the RESET signal after power has stabilized prior to configuration.

DIGITAL DATA INTERFACE

The ADRV9006 data interface supports both CMOS and LVDS electrical interfaces. The CSSI is intended for narrow RF signal bandwidths, and the LVDS synchronous serial interface (LSSI) can support the full RF bandwidth of the ADRV9006. Table 20 provides a high level overview. For more details, refer to the ADRV9001 System Development User Guide.

All signal lanes support both electrical interfaces, but concurrent operation of both interfaces is not supported. Additionally, each receive and transmit channel has a dedicated set of lanes for transferring information. The receive and transmit channels cannot be reconfigured to an alternative ball configuration that is different from how it has been assigned by design.

CSSI

The CSSI supports two modes of operation, 1-lane serialized data or 4-lane data. In either case, the maximum clock frequency supported by the CMOS configuration is 80 MHz.

For the CSSI in 1-lane data mode, 16 bits of I data and 16 bits of Q data (a total of 32 data bits) are serialized on a single lane. Figure 261 shows a graphical overview of the CSSI in 1-lane data mode.

For the CSSI in 4-lane data mode, the I and Q digital data is spread across four data lanes. The 16 bits of I data and 16 bits of Q data are split into 8 bits and sent over one of four data lanes. For example, Lane 0 would have 8 LSB bits of I data, Lane 1 would have 8 MSB bits of I data, Lane 2 would have 8 LSB bits of Q data, and Lane 3 would have 8 MSB bits of Q data.

The CSSI in 4-lane data mode supports both a full rate clock and a double data rate (DDR) clock. The DDR clock mode allows data to be latched on both the rising and falling edges, which enables twice the available RF bandwidth, as shown in Figure 262.

CSSI Receive

In the receive CMOS configuration, two additional signal lanes are required for the strobe and clock signals in addition to the data

lane requirement as described for the CSSI in 1-lane mode and the CSSI in 4-lane mode, which allows a total of three signal lanes for the CSSI in 1-lane data mode and six total signal lanes for the CSSI in 4-lane data mode.

RXx_DCLK_OUT is an output clock signal that synchronizes the data and strobe output signals. RXx_STROBE_OUT is a strobe output signal that indicates the first bit of the serial data stream. The RXx_STROBE_OUT signal can be configured to indicate the start of the I and Q samples. For a 16-bit data sample, the RXx_STROBE_OUT signal is high for one clock cycle and low for 31 clock cycles. Alternatively, the RXx_STROBE_OUT signal can be configured to be high for I data duration and low for Q data duration. In this case, for a 16-bit data sample, the RXx_STROBE_OUT signal is high for 16 clock cycles (I data) and low for 16 clock cycles (Q data).

CSSI Transmit

For the transmit CMOS configuration, three additional signal lanes are required for the strobe, clock input, and clock output in addition to the data lane requirement as described for the CSSI in 1-lane data mode and the CSSI in 4-lane data mode, which allows a total of four signal lanes for the CSSI in 1-lane data mode and seven total signal lanes for the CSSI in 4-lane data mode.

TXx_DCLK_IN is an input clock to the ADRV9006 that synchronizes to the data inputs (TXx_DATA_IN) and strobe inputs (TXx_STROBE_IN). TXx_STROBE_IN is an input signal that indicates the first bit of the serial data sample. Similar to the receive path, the transmit strobe has two configuration options. The TXx_DCLK_OUT is an output clock from the ADRV9006 to the external baseband device to generate the TXx_DCLK_IN, TXx_STROBE_IN, and TXx_DATA_IN signals.

LSSI


The LSSI supports the higher RF channel bandwidths and requires differential signal pairs. In LSSI mode, there are two data transfer formats, 1-lane data mode, where both the I and Q data are serialized on a single differential pair, or 2-lane data mode, where the I and Q data occupy separate differential pairs. The selection of either 1-lane data mode or 2-lane data mode depends on the RF channel bandwidth. To capture the maximum 40 MHz RF bandwidth of the ADRV9006, select the LSSI in 2-lane data mode. In either case, the maximum clock frequency supported by the LSSI configuration is 491.52 MHz and the clock type is DDR. Refer to Figure 263 for more details.

APPLICATIONS INFORMATION

Table 20. ADRV9006 Data Port Interface Modes

Interface Mode	Data Lanes per Channel	Serialization Factor per Data Lane	Maximum Data Lane Rate (MHz)	Maximum Clock Rate (MHz)	Maximum RF Bandwidth (MHz)	Sample Rate for I and Q Data (MHz)	Data Type ¹	Figure Reference
CSSI in 1-Lane	1	32	80	80	1.25	2.5	Normal	Figure 261
Data								
CSSI in 1-Lane Data	1	32	160	80	2.5	5	DDR	
CSSI in 4-Lane Data	4	8	80	80	5	10	Normal	
CSSI in 4-Lane Data	4	8	160	80	10	20	DDR	Figure 262
LSSI in 1-Lane Data	1	32	983.04	491.52	20	30.72	DDR	
LSSI in 2-Lane Data	2	16	983.04	491.52	40	61.44	DDR	Figure 263
LSSI in 2-Lane Data	2	12	737.28	368.64	40	61.44	DDR	

¹ Normal data type refers to data on the rising edges, and DDR is double data rate, where data is available on the rising and falling edges of the input clock.





APPLICATIONS INFORMATION






Figure 262. CSSI in 4-Lane Data Mode, DDR





OUTLINE DIMENSIONS




Figure 264. 196-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-196-16) Dimensions shown in millimeters

Updated: April 09, 2024

08-11-2020-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
ADRV9006BBCZ	-40°C to +85°C	196-Ball CSP_BGA (12 mm × 12 mm × 1.17 mm)	Tray, 189	BC-196-16
ADRV9006BBCZ-RL	-40°C to +85°C	196-Ball CSP_BGA (12 mm × 12 mm × 1.17 mm)	Reel, 1500	BC-196-16

¹ Z = RoHS Compliant Part.

