

## **Configuring the [ADIN1200](#) Ethernet PHY**

**By Catherine Redmond and Aaron Heredia**

### **INTRODUCTION**

The [ADIN1200](#) is a low power, low latency, robust 10 Mbps and 100 Mbps, Ethernet physical layer (PHY) device targeting harsh applications in industrial automation, factory automation, building automation, energy, time sensitive networking (TSN), and industrial Internet of Things (IoT). The [ADIN1200](#) has been extensively tested for electromagnetic compatibility (EMC), electrostatic discharge (ESD), and robust performance for industrial applications. This design integrates an energy efficient Ethernet (EEE), a PHY device core with the associated common analog circuitry, input and output clock buffering, management interface and subsystem registers, media access control (MAC) interface, and control logic to manage the reset and clock control and pin configurations.

This application note gives an overview of the various managed configurations of the PHY core device of the [ADIN1200](#) using its hardware configuration pins. This application note also provides some information on unmanaged configurations that are common in industrial Ethernet applications.

The details that follow provide a high level overview and should be used in conjunction with the [ADIN1200](#) data sheet.

Multifunction pin names may be referenced by their relevant function only.

TABLE OF CONTENTS

Introduction .....	1	Managed Applications.....	6
Revision History.....	2	Unmanaged Application.....	8
Phy Device Core of the ADIN1200.....	3	Conclusion.....	10
Hardware Configuration Pins.....	3		
Hardware Configuration Examples .....	6		

REVISION HISTORY

4/2020—Revision 0: Initial Version

## PHY DEVICE CORE OF THE ADIN1200

The **ADIN1200** is compliant with the IEEE 802.3 Ethernet standard. The **ADIN1200** can operate in unmanaged or managed applications using multilevel strapping and operates over a wide industrial temperature range ( $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ). The **ADIN1200** supports the following MAC interfaces:

- Media independent interface (MII)
- Reduced MII (RMII)
- Reduced gigabit MII (RGMII)

### HARDWARE CONFIGURATION PINS

The **ADIN1200** can operate in unmanaged or managed applications. In an unmanaged application when an Ethernet cable is connected, the PHY device core attempts to establish a link. No software intervention via the management interface (MDIO) is required to establish a link. Instead, the PHY device core configures itself based on the voltage levels of the various hardware pin configurations.

In a managed application, software is available to configure the PHY device core via the management interface (MDIO). In this case, it is possible to configure the PHY device core to enter software power-down after reset, such that the PHY can be configured before attempting linking.

The following functions are configurable from the **ADIN1200** hardware pins:

- PHY address
- Forced or advertised PHY speed
- Software power-down mode after reset
- Downspeed enabled
- Energy detect power-down mode
- EEE enabled
- Automatic MDIX
- MAC interface selection (RGMII, RMII, or MII)

The hardware configuration pins are pins shared with functional pins. The voltage level on these pins are sensed when exiting from a reset. Some hardware configuration pins are multilevel sensed, and others are two-level sensed. Using two resistors,  $R_{LO}$  and  $R_{HI}$  (see Figure 1), four different voltage levels can be sensed (see Table 1). Only  $\text{MODE}_1$  (low) and  $\text{MODE}_4$  (high) are relevant to the two-level sense pins, and these modes are implemented with a  $10\text{ k}\Omega$  pull-down resistor or a  $10\text{ k}\Omega$  pull-up resistor, respectively. Note that  $\text{LED}_0$  must be pulled up to the  $\text{AVDD\_3P3}$  rail rather than  $\text{VDDIO}$ .




Figure 1. Hardware Configuration Pin Implementation

Note that the values listed in Table 1 assume no extra loading from circuitry external to the **ADIN1200**. It is likely that some configuration pins are connected to a field-programmable gate array (FPGA) inputs that can have their own internal pull-up or pull-down resistors, which load the resistor divider voltage. Assuming a pull-up resistor  $>43\text{ k}\Omega$  and a pull-down resistor  $>37\text{ k}\Omega$ , replace the  $10\text{ k}\Omega$  resistor used in  $\text{MODE}_1$  and  $\text{MODE}_4$  with a  $2.5\text{ k}\Omega$  resistor.

The voltage levels shown were chosen to steer clear of standard input high voltage ( $V_{IH}$ ) and input low voltage ( $V_{IL}$ ) levels to avoid any shoot through currents (and unknown voltage levels) in the input driver of disabled devices connected to the pins.  $V_{IH}$  and  $V_{IL}$  voltage levels do have voltage and device dependencies, and, therefore, it may not always be possible to avoid such artifacts.

The large resistor values recommended in Table 1 were chosen to minimize power consumption from the resistor ladder. Although, smaller value resistors can be used, but the user must maintain the same resistor ratios for the values used.

Table 1. Recommended Resistor Values

Mode	Low Resistor ( $R_{LO}$ )	High Resistor ( $R_{HI}$ )	Voltage Threshold
$\text{MODE}_1$	$10\text{ k}\Omega$	Open	Not applicable
$\text{MODE}_2$	$10\text{ k}\Omega$	$56\text{ k}\Omega$	$>0.1 \times \text{VDDIO}^1$
$\text{MODE}_3$	$56\text{ k}\Omega$	$10\text{ k}\Omega$	$>0.5 \times \text{VDDIO}^1$
$\text{MODE}_4$	Open	$10\text{ k}\Omega$	$>0.9 \times \text{VDDIO}^1$

<sup>1</sup> The supply rail for the  $\text{LED}_0$  pin is  $\text{AVDD\_3P3}$  rather than  $\text{VDDIO}$ . Therefore, pull-up any pull-up on the  $\text{LED}_0$  pin to  $\text{AVDD\_3P3}$ .

### MAC Interface Selection

The type of MAC interface can be configured using the MACIF\_SEL1 pin (Pin 29) or the MACIF\_SELO pin (Pin 28). These pins are two-level pins (only high or low) that have internal 45 kΩ pull-down resistors. However, external pull-down resistors can be used for stronger pull-down. Table 2 describes the MAC interface selection using the MACIF\_SELx pins. In addition, refer to the [ADIN1200](#) data sheet for the requirements for MAC interface selection.

Table 2. MAC Interface Selection

MAC Interface Selection	MACIF_SEL1	MACIF_SELO
RGMII RXC/TXC 2 ns Delay	Low	Low
RGMII RXC Only 2 ns Delay	High	Low
MII	Low	High
RMII	High	High

### PHY Address

The [ADIN1200](#) has four PHY address pins available for configuring the PHY address: PHYAD\_0 (Pin 27), PHYAD\_1 (Pin 26), PHYAD\_2 (Pin 24), and PHYAD\_3 (Pin 23). These pins are shared with the RXD\_0 to RXD\_3 pins. The PHYAD\_x pins are two-level configuration pins, which means that it is possible to configure the [ADIN1200](#) to any of the 16 available PHY addresses. There are weak internal pull-down resistors on all PHYAD\_x pins.

### Speed Configuration

The PHY configuration pins, PHY\_CFG0 (Pin 16) and PHY\_CFG1 (Pin 20), are also shared pins with the functional pins. These pins have no internal pull-up resistors. Therefore, use external resistors to configure the appropriate function. These pins are multilevel sense pins, allowing four distinct voltage levels to be configured to provide a wider range configuration.




Figure 2. An Example Speed Configuration for PHY\_CFGx

In Figure 2, the PHY\_CFG1 has an external pull-down resistor configuring MODE\_1 (0 V), while the PHY\_CFG0 has a pull-up resistor configuring MODE\_4 (3.3 V). This setting configures the PHY device for automatic negotiate with 10 Mbps with half duplex or full duplex and 100 Mbps with half duplex or full duplex advertised speeds. When connected to a link partner, the [ADIN1200](#) links with the highest common speed.

### Medium Dependent Interface Configuration

The medium dependent interface configuration is determined by the MDIX\_MODE pin (Pin 21), which is also a shared function. The MDIX\_MODE pin describes the interface from a physical layer implementation to the physical medium used to carry the transmission (straight or crossover). With a straight through cable, the cable must be set to MDI on one side and MDIX on the other side (see Figure 3). With a crossover cable, the cable can be either MDI or MDIX (see Figure 4).




Figure 3. Straight Connection




Figure 4. Crossover Connection

The MDIX\_MODE pin does not have an internal pull-up. This pin is a multilevel sense pin. Therefore, there are four voltage level options available for this configuration using external resistors.

If automatic MDIX mode is enabled, the MDIX\_MODE pin must be configured to MODE\_3 or MODE\_4 (see Table 3). These modes enable the device to automatically detect the appropriate MDI or MDIX configuration suited to the link partner.

Table 3. Automatic MDIX Configuration

Configuration	MDIX_MODE
Manual MDI	MODE_1
Manual MDIX	MODE_2
Automatic MDIX, Prefer MDIX	MODE_3
Automatic MDIX, Prefer MDI	MODE_4

When the MDIX\_MODE pins have an external 3.3 V pull-up resistor, automatic MDI mode is selected. This mode enables the [ADIN1200](#) to automatically detect the appropriate MDI or MDIX configuration suited to the link partner.

During automatic MDIX, each PHY transmits automatic negotiate pulses. Setting one PHY communication side as prefer MDI, and the other PHY communication side as prefer MDIX, controls which PHY starts sending pulses, and typically, results in a faster MDI and/or MDIX resolution. However, this setting still works as normal automatic MDIX even if the other side does not support prefer MDI or prefer MDIX. For additional information, refer to the [ADIN1200](#) data sheet.

Pair swapping of the Ethernet pins are allowed in the [ADIN1200](#) because of its automatic MDIX feature. Automatic MDIX swaps pairs automatically because a crossover cable is used, and it also considers the printed circuit board (PCB) layout and placement of the MDI\_x\_x pins (Pin 11 to Pin 14) of the PHY to the RJ45 of the Ethernet.

Table 4 details the MDI\_x\_x pins to the RJ45 of the Ethernet pairing with MDI mode and MDIX mode.

As an example, in Figure 5, 10BASE-T or 100BASE-Tx transmit on one pair and receive on the other. Therefore, in MDI mode, transmit is on MDI\_x\_x, Pair 0 (RJ45, Pin 1 and Pin 2) and receive is on MDI\_x\_x, Pair 1 (RJ45, Pin 3 and Pin 6), while in the MDIX mode, Pair 0 and Pair 1 swap. Therefore, a crossover cable must connect the PHYs together. If a straight through cable is used, the PHYs detect this and automatically swap Pair 0 and Pair 1 on the PHY.




Figure 5. 10 BASE-T or 100BASE-Tx Pairing

Table 4. MDI\_x\_x Pins to RJ45 on 10 Mbps or 100 Mbps Pairing (See Figure 3, Figure 4, and Figure 5)

MDI_x_x Pin	RJ45 Pin	MDI Mode	MDIX Mode
MDI_0_P	1	Transmit±	Receive±
MDI_0_N	2	Transmit±	Receive±
MDI_1_P	3	Receive±	Transmit±
MDI_1_N	6	Receive±	Transmit±
MDI_2_P	4	Not used	Not used
MDI_2_N	5	Not used	Not used
MDI_3_P	7	Not used	Not used
MDI_3_N	8	Not used	Not used

## HARDWARE CONFIGURATION EXAMPLES

This section details how to configure the [ADIN1200](#) for common Ethernet PHY scenarios.

### MANAGED APPLICATIONS

In managed applications, the host software configures the PHY at power-up. A managed configuration can be easily configured with a minimum set of external strapping resistors.

The example shown in Figure 6 provides the minimum configuration of strapping resistors and is the recommended configuration for a managed application.


#### ***RGMII, Advertised 100 Mbps or 10 Mbps with Half Duplex or Full Duplex, Downspeed, Energy Detect Power-Down (EDPD) Mode, and EEE Enabled***

The example shown in Figure 6 shows the minimum set of strapping resistors suited for an RGMII managed application. The MAC interface configuration pins have pull-down resistors and default to the RGMII MAC interface. The PHY address pins also have pull-down resistors, therefore, the PHY address defaults to zero. To configure automatic MDIX, preferred MDI operation, add a pull-up resistor on GP\_CLK.

In addition, it is recommended to have pull-up resistors on the LED\_0 and LINK\_ST pins and to configure these pins to the MODE\_4 settings. It is also recommended to use an active low light emitting diode (LED) on LED\_0.

The following summarizes an RGMII downspeed, EDPD mode, and EEE enabled configuration for managed applications:

- MAC interface = RGMII (default)
- MDIO\_MODE = automatic MDIX, preferred MDI
  - MODE\_4 (10 kΩ pull-up resistors)
- PHY address = 0b0000
- Speed selection = 10 Mbps or 100 Mbps with full duplex or half-duplex, automatic negotiate enabled, downspeed, EDPD, and EEE
  - PHY\_CFG0 = MODE\_4 is configured using a 10 kΩ pull-up resistor
  - PHY\_CFG1 = MODE\_4 is configured using a 10 kΩ pull-up resistor



229403-004

Figure 6. RGMII, Advertised 100 Mbps or 10 Mbps with Half Duplex or Full Duplex, Downspeed, EDPD Mode, and EEE Enabled Configuration for Managed Applications

### MII, Advertised 100 Mbps or 10 Mbps with Full Duplex or Half Duplex

The following example details the pin configuration and resistors required external to the [ADIN1200](#) for the MII MAC interface with auto negotiate enabled advertising all speeds:

- MAC interface = MII
  - MACIF\_SEL0 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor
  - MACIF\_SEL1 = MODE\_1 is configured using a 10 k $\Omega$  pull-down resistor
- MDIX\_MODE = automatic MDIX, preferred MDIX
  - MDIX\_MODE = MODE\_3 (10 k $\Omega$  pull-up resistor and 56 k $\Omega$  pull-down resistor)
- PHY address, as required

- Speed selection = 10 Mbps or 100 Mbps with full duplex or half duplex, automatic negotiate enabled
  - PHY\_CFG0 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor
  - PHY\_CFG1 = MODE\_1 is configured using a 10 k $\Omega$  pull-down resistor




Figure 7. MII, Advertised 100 Mbps or 10 Mbps with Full Duplex or Half Duplex Configuration for Managed Application

22803-005

## UNMANAGED APPLICATION

In unmanaged applications, the [ADIN1200](#) latches the configuration based on the voltage levels acquired during bootstrap. These voltage values are read during power-up or hardware reset and are latched. Then, the PHY immediately attempts to bring up links as configured by the configuration pins. More information about unmanaged applications can be found in the [ADIN1200](#) data sheet.

### RMII, Advertised 100 Mbps with Full Duplex

The following example details the pin configuration and resistors required external to the [ADIN1200](#) for the RMII MAC interface with auto negotiate enabled advertising 100 Mbps with full duplex speed:

- MAC interface = RMII
  - MACIF\_SEL0 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor
  - MACIF\_SEL1 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor

- MDIX\_MODE = automatic MDIX, preferred MDIX
  - MDIX\_MODE = MODE\_3 (10 k $\Omega$  pull-up resistor and 56 k $\Omega$  pull-down resistor)
- PHY address, as required
- Speed selection = 100 Mbps with full duplex, auto negotiate enabled
  - PHY\_CFG0 = MODE\_1 is configured using a 10 k $\Omega$  pull-down resistor
  - PHY\_CFG1 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor




Figure 8. RMII, Advertised 100 Mbps with Full Duplex Configuration for Unmanaged Application



**RMII, Forced 100 Mbps with Full Duplex**

The following example details the pin configuration and resistors required external to the [ADIN1200](#) for the RMII MAC interface with forced advertising, 100 Mbps with full duplex speeds:

- MAC interface = RMII
  - MACIF\_SEL0 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor
  - MACIF\_SEL1 = MODE\_4 is configured using a 10 k $\Omega$  pull-up resistor
- MDIX\_MODE = manual MDI
  - MDIX\_MODE = MODE\_1 (10 k $\Omega$  pull-down resistors)
- PHY address, as required
  - Speed selection = 100 Mbps with full duplex, forced
    - PHY\_CFG0 = MODE\_3 (10 k $\Omega$  pull-up resistor and 56 k $\Omega$  pull-down resistor)
    - PHY\_CFG1 = MODE\_3 (10 k $\Omega$  pull-up resistor and 56 k $\Omega$  pull-down resistor)




Figure 9. RMII, Forced 100 Mbps with Full Duplex Configuration for Unmanaged Application

## CONCLUSION

The [ADIN1200](#) Ethernet PHY can be configured on different MAC interfaces, speeds, and transmission mediums. The examples discussed in this application note tackle common application configurations for the [ADIN1200](#) Ethernet PHY in

the industrial Ethernet market. If software intervention is performed on the PHY, the configurations listed in the unmanaged applications section can also be used on managed applications.