

Circuits from the **Lab**[™] Reference Circuits Circuits from the Lab® reference designs are engineered and tested for quick and easy system integration to help solve today's analog, mixed-signal, and RF design challenges. For more information and/or support, visit www.analog.com/CN0513.

Devices	Connected/Referenced
---------	----------------------

20-Bit, 1.8 MSPS, Successive Approximation Register (SAR) ADC

20-Bit, 1.8 MSPS, ±2.5 ppm INL, Low Drift, High Accuracy Data Acquisition Solution

FEATURES

Data acquisition solution fully characterized over 0°C to 70°C Guaranteed 20-bit no missing codes INL: ±2 ppm, DNL: ±0.25 ppm Throughput: 1.8 MSPS Offset error drift: ±3.5 ppm/°C; gain error drift: ±6 ppm/°C SNR: 98 dB at G = 1, 92 dB at G = 10, f_{IN} = 1 kHz THD: -120 dB at G = 1, -116 dB at G = 10, $f_{IN} = 1 \text{ kHz}$ Oversampled dynamic range: 102 dB at 900 kSPS, OSR = 2 Software programmable bipolar input ranges (±1 V to ±10 V) Allows single-ended and differential signals CMRR: 92 dB typical $G\Omega$ input impedance allows direct interface with sensors Ease of use features reduce system power and complexity ADC input overvoltage clamp protection sinks up to 50 mA On-board 5 V reference and buffer First conversion accurate, no latency/pipeline delay

First conversion accurate, no latency/pipeline delay Fast conversion time allows low SPI clock rates SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface

APPLICATIONS

Data acquisition and system monitoring Automated test equipment Instrumentation Medical equipment

REFERENCE DESIGN SOLUTION

AD4020

System designers developing data acquisition signal chains typically require high input impedance to allow direct interface with a variety of sensors, which could have varying commonmode voltages and unipolar or bipolar single-ended or differential input signals present. The majority of the instrumentation and programmable gain instrumentation amplifiers (PGIAs) are traditionally single-ended output that cannot directly drive a fully differential, high resolution, successive approximation register (SAR) analog-to-digital converter (ADC), and require at least one signal conditioning/driver stage. However, this approach may not always facilitate stringent high accuracy performance, namely, linearity, drift, and speed at desired input levels.

This reference design incorporates the unique discrete PGIA architecture of the Analog Devices, Inc., 20-bit, 1.8 MSPS SAR ADC AD4020, a 5 V reference, and a reference buffer with onboard power supply circuitry. This solution provides a fully characterized, validated design optimized for high precision, offering unprecedented linearity (± 2 ppm typical INL), low offset/gain error drift, and trackable noise and distortion (beyond –115 dB) performance at full speed for all gain options over the 0°C to 70°C temperature range. The differential output PGIA uses off-the-shelf discrete components for digitally programmable gains that have G Ω input impedance, over 92 dB common-mode rejection ratio, low output noise, and low distortion, making it suitable for directly interfacing with various sensor types and driving a high throughput, high resolution SAR ADC without compromising performance.

For more information on how to test the AD4020-based high accuracy data acquisition solution, refer to UG-1280, and to obtain all design files contact Referencedesign@analog.com.

Rev. 0

Circuits from the Lab[™] circuits from Analog Devices have been designed and built by Analog Devices engineers. Standard engineering practices have been employed in the design and construction of each circuit, and their function and performance have been tested and verified in a lab environment at room temperature. However, you are solely responsible for testing the circuit and determining its suitability and applicability for your use and application. Accordingly, in no event shall Analog Devices be liable for direct, indirect, special, incidental, consequential or punitive damages due to any cause whatsoever connected to the use of any Circuits from the Lab circuits. (Continued on last page)

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2019 Analog Devices, Inc. All rights reserved.

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



REFERENCE DESIGN SOLUTION

This reference design can resolve either bipolar or unipolar single-ended or fully differential input ranges up to ± 10 V with software programmable four gain options (G = 1, 2, 5, and 10). In addition, it allows higher order antialiasing filter and overrange calibration options in PGIA. This solution offers precision ratiometric performance and simplifies system design challenges by eliminating signal buffering/amplification/ attenuation, common-mode level shifting, rejection, settling time, and any other analog signal conditioning challenge allowing for a smaller form factor, faster time to market, and lower cost.

The ease of drive ADC AD4020 incorporates high-Z mode that reduces nonlinear input current, coupled with a long acquisition phase, allowing direct interface to PGIA with a simple RC filter in between. The AD4020 high throughput accurately captures higher frequency signals and allows decimation to achieve wide dynamic range for accurately capturing low level signals, as well as reduces antialiasing filter challenges. The AD4020 consumes only 15 mW at 1.8 MSPS and its power scales linearly with throughput. The AD4020 serial peripheral interface (SPI) compatible with 1.8 V, 2.5 V, 3 V, and 5 V logic offers user-programmable modes and read/write capability to enable/disable the ease of use features. Note that the features of the reference design differ from that of the AD4020 device itself and, likewise, offer different performance parameters.

Table 1. Typical Input Range Selection

Input Signal (V)	Gain Option
Differential	
±1	G = 5
±2.5	G = 2
±5	G = 1
Single Ended	
±1	G = 10
±2	G = 5
±5	G = 2
±10	G = 1

Reference Materials

AD4020 Data Sheet

REVISION HISTORY

5/2019—Revision 0: Initial Version

TYPICAL PERFORMANCE PLOTS



Figure 2. INL vs. Code for Various Temperatures, High-Z Disabled



Figure 3. DNL vs. Code for Various Temperatures, High-Z Disabled



Figure 4. Offset Error Drift for Various PGIA Gains



Figure 5. INL vs. Code for Various Temperatures, High-Z Enabled







Figure 7. Gain Error Drift for Various PGIA Gains

CN-0513

Reference Design



Figure 10. CMRR vs Input Frequency for Varous PGIA Gains







Figure 12. THD vs Input Frquency for Various Source Impedance



Figure 13. Power Dissipation for Various Supply Rails used for PGIA

NOTES

(Continued from first page) Circuits from the Lab circuits are intended only for use with Analog Devices products and are the intellectual property of Analog Devices or its licensors. While you may use the Circuits from the Lab circuits in the design of your product, no other license is granted by implication or otherwise under any patents or other intellectual property by application or use of the Circuits from the Lab circuits. Information furnished by Analog Devices is believed to be accurate and reliable. However, Circuits from the Lab circuits are supplied "as is" and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability, noninfringement or fitness for a particular purpose and no responsibility is assumed by Analog Devices the right to change any Circuits from the Lab circuits are suptime without notice but is under no obligation to do so.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. CN20173-0-5/19(0)



Rev. 0 | Page 5 of 5