

# SHARC+ Dual-Core DSP with ARM Cortex-A5

**Silicon Anomaly List** 

ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594

# ABOUT ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 SILICON ANOMALIES

These anomalies represent the currently known differences between revisions of the SHARC+® ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 product(s) and the functionality specified in the ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 data sheet(s) and the Hardware Reference book(s).

# **SILICON REVISIONS**

A silicon revision number with the form "-x.x" is branded on all parts. The REVID bits <31:28> of the TAPC0\_IDCODE register can be used to differentiate the revisions as shown below.

Silicon REVISION	TAPC0_IDCODE.REVID
0.0	b#0000

#### **ANOMALY LIST REVISION HISTORY**

The following revision history lists the anomaly list revisions and major changes for each anomaly list revision.

Date	Anomaly List Revision	Data Sheet Revision	Additions and Changes
04/24/2024	F	RevE	Added Anomalies 20000128, 20000129
07/07/2022	E	RevA	Added Anomalies 20000103, 20000123, 20000124
08/25/2021	D	Rev0/PrE	Added Anomaly 20000118
08/12/2021	С	Rev0/PrE	Updated Anomalies 20000115, 20000117
05/21/2021	В	PrD	Added Anomalies 20000110, 20000113, 20000114, 20000115, 20000117
10/15/2020	A	PrA	Initial Version

SHARC+ and SHARC are registered trademarks of Analog Devices, Inc.

# **SUMMARY OF SILICON ANOMALIES**

The following table provides a summary of ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 anomalies and the applicable silicon revision(s) for each anomaly.

No.	ID	Description		
1	20000002	Data Forwarding from Rn/Sn to DAG Register May Fail in Presence of Stalls		
2	20000003	Transactions on SPU and SMPU MMR Regions May Cause Errors		
3	20000031	GP Timer Generates First Interrupt/Trigger One Edge Late in EXTCLK Mode		
4	20000062	Writes to the SPI_SLVSEL Register Do Not Take Effect		
5	20000069	PCSTK and MODE1STK Loads Do Not Occur If Next Instruction Is L2 or L3 Access	х	
6	20000072	Floating-Point Computes Targeting F0 Register Can Cause Pipeline Stalls	х	
7	20000096	Type 18a USTAT Instructions Fail When Following Specific Code Sequence	х	
8	20000103	Unreliable SPDIF Receiver Clock Output Pulse Width at Sample Rates Above 96KHz	х	
9	20000110	Secure Image Authentication gets bypassed during autodetection (default mode) for Master boot modes on power on reset, when the processor is locked	х	
10	20000113	UART3 slave boot not functional with autobaud detection enable in UART Slave boot command	х	
11	20000114	Circular Buffering in FIR Accelerator may not work properly in "burst access of length 16 words" mode	х	
12	20000115	On LPC ADSP-SC59x processors, SYS_FAULT/SYS_FAULT# signal are active out of reset	х	
13	20000117	DMC PHY Calibration issue	х	
14	20000118	FIR accelerator may produce wrong output for tap length greater than 1024 (multi-iteration mode) with prefetch buffer feature enabled.	х	
15	20000123	Boot failure with Ignore Block in Page Mode	х	
16	20000124	DMC Init routine not usable in Boot ROM	х	
17	20000128	Explicit core write to IRPTL register can cause pending FIRx/IIRx accelerator channel completion interrupt to be cleared	х	
18	20000129	OTP Program API fails to program OTP memory correctly in presence of a leaky bit	х	

Key: x = anomaly exists in revision

. = Not applicable

# DETAILED LIST OF SILICON ANOMALIES

The following list details all known silicon anomalies for the ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 including a description, workaround, and identification of applicable silicon revisions.

# 1. 20000002 - Data Forwarding from Rn/Sn to DAG Register May Fail in Presence of Stalls:

#### **DESCRIPTION:**

An instruction involving a DAG operation such as address generation or modify following a type5a instruction may fail under the following conditions:

- 1. The type5a instruction updates the source register of the subsequent DAG operation.
- 2. The type5a instruction uses the same source register to both load to the DAG register and store the result of the compute operation.
- 3. The DAG operation follows within six instructions of the type5a instruction.
- 4. The pipeline is stalled due to a data/control dependency or an L1 memory bank conflict.

When these conditions are met, the type5a instruction produces the expected result and updates the DAG register correctly; however, the data forwarded to the DAG is incorrect, and the DAG register used as the destination in the subsequent DAG operation is incorrectly updated.

Consider the following type5a instruction sequence:

```
1: r2 = r2 - r13, i4 = r2; // r2 is destination of compute AND source of DAG load
2: if eq jump target1; // Dependency on previous instruction stalls the pipe
3: nop;
4: nop;
5: nop;
6: nop;
7: i5 = b2w (i4); // Uses source register (i4) stored to by type5a instruction
```

In the above case, i5 (line 7) is updated with an incorrect value, even though i4 (line 1) contains the correct value. The same would be true if the instruction on line 7 appeared anywhere in lines 3 through 6.

# **WORKAROUND:**

There are two potential workarounds for this issue:

- 1. Split the type5a instruction which conforms to the use case into two separate instructions.
- 2. Avoid using the relevant DAG register in a DAG operation within six instructions of the type5a instruction.

This workaround may be built into the development tool chain and/or into the operating system source code. For tool chains and operating systems supported by Analog Devices, please consult the "Silicon Anomaly Tools Support" help page in the applicable documentation and release notes for details.

For all other tool chains and operating systems, see the appropriate supporting documentation for details.

#### **APPLIES TO REVISION(S):**

0.0

# 2. 20000003 - Transactions on SPU and SMPU MMR Regions May Cause Errors:

#### **DESCRIPTION:**

Non-secure reads or writes to the upper half of each SPU and SMPU instance's MMR space will be erroneously blocked and cause a bus error when configured as a non-secure slave.

For each instance of the SPU and SMPU, the affected MMR address range can be calculated as follows:

- Lower bound = Instance Address Offset + 0x800
- Upper bound = Instance Address Offset + 0xFFF

#### **WORKAROUND:**

Do not access the documented system MMR ranges from a non-secure slave.

#### **APPLIES TO REVISION(S):**

# 3. 20000031 - GP Timer Generates First Interrupt/Trigger One Edge Late in EXTCLK Mode:

#### **DESCRIPTION:**

When any GP Timer is configured in External Clock mode, the first interrupt/trigger should occur when the corresponding TIMER\_DATA\_ILAT bit sets after the TIMER\_TMRn\_CNT register reaches the value programmed in the TIMER\_TMRn\_PER register. Instead, the interrupt/trigger and the setting of the TIMER\_DATA\_ILAT bit occur one signal edge later. At this point, the TIMER\_TMRn\_CNT register will have rolled over to 1. Subsequent interrupts/triggers occur after the correct number of edges.

For example, if **TIMER\_TMRn\_PER=**7, the first interrupt/trigger will occur after the timer pin samples eight edges. From that point forward, interrupts/triggers will correctly occur every seven signal edges.

#### **WORKAROUND:**

For interrupts/triggers to occur every **n** edges detected on the timer pin, the **TIMER\_TMRn\_PER** register must be configured to **n-1** for the initial event and then reprogrammed to **n** for subsequent events, as shown in the following pseudocode:

```
TIMER_TMRn_PER = n-1;  // Configure PERIOD register with n-1
TIMER_RUN_SET = 1;  // Enable the timer
TIMER_TMRn_PER = n;  // Configure PERIOD register with n
```

The second write to the **TIMER\_TMRn\_PER** register does not take effect until the 2nd period; therefore, this sequence can be performed when the timer is first enabled.

#### **APPLIES TO REVISION(S):**

0.0

# 4. 20000062 - Writes to the SPI SLVSEL Register Do Not Take Effect:

#### **DESCRIPTION:**

A single write to the SPI\_SLVSEL register should change the state of the register and cause the modified software-controlled SPI slave selects to assert or de-assert. Instead, a single write to SPI\_SLVSEL has no effect.

#### **WORKAROUND:**

Any write to SPI\_SLVSEL should be done twice (back-to-back) with the same value in order for the change to take effect.

#### **APPLIES TO REVISION(S):**

0.0

# 5. 20000069 - PCSTK and MODE1STK Loads Do Not Occur If Next Instruction Is L2 or L3 Access:

#### **DESCRIPTION:**

Writes to the PCSTK and MODE1STK registers may not happen correctly if the next instruction is an access to a non-L1 memory location, as in the following code sequence:

```
1: MODE1STK = r0;

2: PCSTK = dm(0,i6); // i6 points to L2 or L3 memory space

3: px2 = dm(0,i6);
```

Because i6 points to non-L1 memory in this sequence, the MODE1STK write on line 1 fails due to the use of i6 on line 2, and the write to PCSTK on line 2 also fails because of the same use of i6 on line 3.

### **WORKAROUND:**

Insert a NOP; instruction between the write to the PCSTK/MODE1STK register and the next memory access instruction.

This workaround may be built into the development tool chain and/or into the operating system source code. For tool chains and operating systems supported by Analog Devices, please consult the "Silicon Anomaly Tools Support" help page in the applicable documentation and release notes for details.

For all other tool chains and operating systems, see the appropriate supporting documentation for details.

# **APPLIES TO REVISION(S):**

# 6. 20000072 - Floating-Point Computes Targeting F0 Register Can Cause Pipeline Stalls:

#### **DESCRIPTION:**

Any floating-point compute instruction with **F0** as the destination register will cause pipeline stalls when followed immediately by a no-operand or single-operand compute instruction with **Rx** as the unused source register, as in the following code sequence:

```
F0 = PASS F4;
R10 = PASS R11; // Y operand is not used. Flushed to 0 in opcode by assembler.
```

#### **WORKAROUND:**

There are two possible workarounds:

- 1. Do not use the F0 register as the destination in the above code sequence.
- 2. Ensure that the instruction that immediately follows the compute operation is not of the form described in the code example above.

# **APPLIES TO REVISION(S):**

0.0

# 7. 20000096 - Type 18a USTAT Instructions Fail When Following Specific Code Sequence:

#### **DESCRIPTION:**

Type 18a ISA/VISA register bit manipulation instructions (BIT SET, BIT CLR, BIT TGL, BIT TST, and BIT XOR) using either USTAT register can fail when immediately following an external memory (EXT\_MEM) or system MMR (SMMR) read-write sequence and a read of a core memory-mapped register (CMMR) involving the same USTAT register. Consider the following pseudo-code sequence:

```
1: USTAT# = dm(EXT_MEM|SMMR); // EXT_MEM or SMMR read to USTAT1 or USTAT2
2: dm(EXT_MEM|SMMR) = USTAT#; // EXT_MEM or SMMR write from the same USTAT register
3: USTAT# = dm(CMMR); // CMMR read to the same USTAT register
4: bit <op> USTAT# <data32>; // <op> = SET|CLR|TGL|TST|XOR, using the same USTAT register
```

In this code sequence, the type 18a instruction in line 4 erroneously performs the bit operation on the value loaded to the USTAT register in instruction 1 rather than performing the operation on the expected value loaded in instruction 3.

#### WORKAROUND:

Insert a NOP; instruction before the type 18a instruction in the above code sequence to avoid the issue.

### **APPLIES TO REVISION(S):**

0.0

# 8. 20000103 - Unreliable SPDIF Receiver Clock Output Pulse Width at Sample Rates Above 96KHz:

#### **DESCRIPTION:**

When the sampling rate of the SPDIF receiver input stream (FS\_Rate) is above 96 KHz, the positive pulse width of the SPDIF receiver TDM output clock (SPDIF\_RX\_TDMCLK\_O) can be as low as the period of the SPDIF receiver module clock, and the negative pulse width can be as high as one SPDIF receiver module clock period less than the ideal clock period. As a result, audio peripherals such as the ASRC, SPORT, and DAI pins may not function properly when SPDIF\_RX\_TDMCLK\_O is used as the clock source.

#### WORKAROUND:

Do not use the SPDIF\_RX\_TDMCLK\_O output clock as the source for external peripherals when the FS rate is above 96 KHz.

The Precision Clock Generator (PCG) can be used to divide the clock down such that audio peripherals like the ASRC, SPORT, and DAI pins may function internally; however, the clock and frame sync outputs from the PCG will still exhibit the duty cycle problem and must not be used to interface with external components.

# **APPLIES TO REVISION(S):**

# 9. 20000110 - Secure Image Authentication gets bypassed during autodetection (default mode) for Master boot modes on power on reset, when the processor is locked:

#### **DESCRIPTION:**

In Secure Master Boot (SPI or OSPI) for a locked part, the image authentication does not happen while using autodetection (default mode) on power on reset. The Boot ROM skips the authentication process which results in any secure boot stream getting successfully booted regardless of what keys are used to sign the image. The problem is not applicable for the Slave modes. Also, the issue does not happen for the open part.

# **WORKAROUND:**

For Power on Reset case, bypass the autodetection in the master boot modes by programming the OTP dBootcommand with autodetection disabled. With this the Boot ROM will take the correct flow and execute the authentication process which results in booting the correct secured boot stream.

For ROM API boot, this issue can be resolved either by bypassing the autodetection through dBootcommand, or by modifying the pBootConfig->bootType through the hook routine.

# **APPLIES TO REVISION(S):**

0.0

# 10. 20000113 - UART3 slave boot not functional with autobaud detection enable in UART Slave boot command:

#### **DESCRIPTION:**

UART3 is not a default UART slave boot instance. When ROM\_BCMD\_DEVENUM is 3 in UART slave boot command either in OTP or ROM API function adi\_rom\_Boot(), UART3 slave boot is not functional with ROM\_BCMD\_NOAUTO cleared in the UART slave boot command. If ROM\_BCMD\_NOAUTO is cleared, then the bootROM keeps waiting for the autobaud detection routine to complete and never comes out of it.

#### **WORKAROUND:**

- For Power on Reset case, bypass the autodetection for UART3 slave boot by setting ROM\_BCMD\_NOAUTO to 1 in UART slave boot command in OTP.
- For ROM API boot, set ROM\_BCMD\_NOAUTO to 1 in UART Slave boot command argument in adi\_rom\_Boot().

#### **APPLIES TO REVISION(S):**

0.0

# 11. 20000114 - Circular Buffering in FIR Accelerator may not work properly in "burst access of length 16 words" mode:

#### **DESCRIPTION:**

FIR DMA engine must detect burst transfer which may cross circular buffer boundary (limited by B and B+L) in advance and must prevent launching a burst access. Instead it must split and launch individual accesses near the circular buffer boundary. This does not happen when "burst access of length 16" words is enabled because of failure in circular buffer boundary detection in that mode. Due to this the burst access crosses the circular buffer boundary and results in unexpected data being loaded into FIR Accelerator.

The problem is not applicable when burst access of length 16 is disabled. Note that burst 16 mode is enabled by default and the bit FIR CTL1.BURST 16 DIS should be set to disable this feature.

# **WORKAROUND:**

- 1. Align end address of the Input buffers to 4KB boundary. In this case 4kB boundary detection takes effect and FIR DMA engine splits the burst access crossing 4KB boundary into individual accesses near the circular buffer boundary.
- 2. Disable burst 16 feature by setting FIR\_CTL1.BURST\_16\_DIS bit. Disabling it will not affect functional results but may result in loss of overall accelerator performance.

# **APPLIES TO REVISION(S):**

# 12. 20000115 - On LPC ADSP-SC59x processors, SYS\_FAULT/SYS\_FAULT# signal are active out of reset:

#### **DESCRIPTION:**

On LPC variants of ADSP-SC59x processors, SYS\_FAULT and SYS\_FAULT# will be active immediately after the reset. This is a false fault generated from an unused Oscillator watchdog. The false fault is reported on fault pins as per the default reset settings. Boot ROM disables the assertion of fault pin by unused Oscillator watchdog and then the fault signals return to normal state. Due to this whole process the fault lines will be active after reset for a duration of up to around 3.0 ms. During this period even though no actual fault may be active in the processor, but still the fault lines will be active.

#### **WORKAROUND:**

If an external device is relying on the fault signal of the ADSP-SC59x processor and acts accordingly then it is recommended to ignore the fault signals for 3.0 ms after the reset and only sample the fault signals after this period. If any actual fault occurs in the processor during booting or during the application, the fault signal will continue to remain active after this 3.0 ms period after the reset, but for non-fault condition, the fault lines will momentarily be asserted for up to 3.0 ms and then return to normal state.

# **APPLIES TO REVISION(S):**

# 13. 20000117 - DMC PHY Calibration issue:

#### **DESCRIPTION:**

DMC PHY calibration procedure may not work as expected sometimes with the existing DMC PHY programming model. Because of this, the driver impedance and ODT calibration may not happen correctly. This may result in DDR access failures.

The recommended workaround code for PHY calibration requires some additional PHY register programming. The following programming sequence should be used for DMC PHY calibration to avoid the issue:

- 1. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.
- 2. Program 0x00000000 to the DMC\_DDR\_ROOT\_CTL register.
- 3. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.
- 4. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_2 register.
- 5. Program 0x04010000 to the DMC\_DDR\_ROOT\_CTL register.
- 6. Wait for 2500 DCLK cycles.
- 7. Program 0x10000002 to the DMC\_DDR\_CA\_CTL register.
- 8. Wait for 2500 DCLK cycles.
- 9. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.
- 10. Program 0x00000000 to the DMC\_DDR\_ROOT\_CTL register.
- 11. Program 0x00001000 to the DMC\_DDR\_SCRATCH\_3 register.
- 12. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_2 register.
- 13. Wait for 2500 DCLK cycles.
- 14. Program 0x04010000 to the DMC\_DDR\_ROOT\_CTL register.
- 15. Wait for 2500 DCLK cycles.
- 16. Program 0x10000002 to the DMC\_DDR\_CA\_CTL register.
- 17. Wait for 2500 DCLK cycles.
- 18. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.

- 19. Program 0x000000000 to the DMC\_DDR\_ROOT\_CTL register.
  20. Program 0x000000000 to the DMC\_DDR\_SCRATCH\_3 register.
  21. Program the DMC\_DDR\_SCRATCH\_2.IMPWRADD bit field [7:0] with the drive strength of the address and command signals. For example, for programming a drive strength of 100 Ohm, write 0x64 into this bit field.
- 22. Program the DMC\_DDR\_SCRATCH\_2.IMPWRDQ bit field [15:8] with the drive strength of the DQ, DQS, DM and clock signals. For example, for programming a drive strength of 90 Ohm, write 0x5A into this bit field.
- 23. Program the DMC\_DDR\_SCRATCH\_2.IMPRTT bit field [23:16] with the adjusted On Die Termination (ODT) for the Data and DQS signals for the read operation. Due to a correction factor, program this field to 80% of the equivalent ODT.DMC\_DDR\_ZQ\_CTL0.IMPRTT value = ODT\*2\*0.8 For example, if a 50 Ohm terminating resistance is required on the data pads to match the trace impedance to the board impedance, there will be two 50 Ohm resistance data pads in parallel. The value is programmed to 100 0.8 = 80.
- 24. Program 0x04010000 to the DMC\_DDR\_ROOT\_CTL register.
- 25. Wait for 2500 DCLK cycles.
- 26. Program 0x0C000002 to the DMC\_DDR\_CA\_CTL register.
- 27. Wait for 2500 DCLK cycles.
- 28. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.
- 29. Program 0x00000000 to the DMC\_DDR\_ROOT\_CTL register. 30. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.
- 31. Program 0x30000000 to the DMC\_DDR\_SCRATCH\_2 register.
- 32. Program 0x04010000 to the DMC\_DDR\_ROOT\_CTL register.
- 33. Wait for 2500 DCLK cycles.
- 34. Program 0x10000002 to the DMC\_DDR\_CA\_CTL register.
- 35. Wait for 2500 DCLK cycles.
- 36. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.
  37. Program 0x00000000 to the DMC\_DDR\_ROOT\_CTL register.
- 38. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.
- 39. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_2 register. 40. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.
- 41. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_2 register.
- 42. Program 0x04010000 to the DMC\_DDR\_ROOT\_CTL register.
- 43. Wait for 2500 DCLK cycles.
- 44. Program 0x10000002 to the DMC\_DDR\_CA\_CTL register.
- 45. Wait for 2500 DCLK cycles.
- 46. Program 0x00000000 to the DMC\_DDR\_CA\_CTL register.
- 47. Program 0x00000000 to the DMC\_DDR\_ROOT\_CTL register.
- 48. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.
- 49. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_2 register.
- 50. Program 0x00000000 to the DMC\_DDR\_SCRATCH\_3 register.

51. Program 0x50000000 to the DMC\_DDR\_SCRATCH\_2 register.

```
52. Program 0x04010000 to the DMC_DDR_ROOT_CTL register.
53. Wait for 2500 DCLK cycles.
54. Program 0x10000002 to the DMC_DDR_CA_CTL register.
55. Wait for 2500 DCLK cycles.
56. Program 0x00000000 to the DMC_DDR_CA_CTL register.
57. Program 0x00000000 to the DMC_DDR_ROOT_CTL register.
58. Program 0x0C000004 to the DMC_DDR_CA_CTL register.
59. Wait for 2500 DCLK cycles.
60. Program BITM_DMC_DDR_ROOT_CTL_TRIG_RD_XFER_ALL to the DMC_DDR_ROOT_CTL register.
61. Wait for 2500 DCLK cycles.
62. Program 0x00000000 to the DMC_DDR_CA_CTL register.
63. Program 0x00000000 to the DMC_DDR_ROOT_CTL register.
64. Calculate ODT PU and PD values as shown below and OR' that to pREG_DMC0_DDR_SCRATCH_2 register.
 stat\_value = (((*pREG\_DMC0\_DDR\_SCRATCH\_7 \& 0x0000FFFFu) << 16) \mid ((*pREG\_DMC0\_DDR\_SCRATCH\_6 \& 0xFFFF0000u) >> 16));
 drv_pu = stat_value & 0x0000003Fu;
  drv_pd = (stat_value>>12) & 0x0000003Fu;
  odt_pu = (drv_pu * ClkDqsDrvImpedance)/ ROdt;
  odt_pd = (drv_pd * ClkDqsDrvImpedance)/ ROdt;
  *pREG_DMC0_DDR_SCRATCH_2 |= ((1uL<<24) | ((drv_pd & 0x0000003Fu)) | ((odt_pd & 0x0000003Fu)<<6) | ((drv_pu &
0x0000003Fu)<<12) | ((odt_pu & 0x0000003Fu)<<18));
Here, ClkDqsDrvImpedance is the value of the drive strength of the DQ, DQS, DM and clock signals programmed to
DMC DDR SCRATCH 2 register in step #22.
ROdt is the value of the (ODT) for the Data and DQS signals for the read operation programmed to DMC_DDR_SCRATCH_2 register in step
#23.
65. Program 0x0C010000 to the DMC_DDR_ROOT_CTL register.
66. Wait for 2500 DCLK cycles.
67. Program 0x08000002 to the DMC0_DDR_CA_CTL register.
68. Wait for 2500 DCLK cycles.
69. Program 0x00000000 to the DMC_DDR_CA_CTL register.
70. Program 0x00000000 to the DMC_DDR_ROOT_CTL register.
71. Program 0x04010000 to the DMC_DDR_ROOT_CTL register.
72. Wait for 2500 DCLK cycles.
73. Program 0x80000002 to the DMC_DDR_CA_CTL register.
74. Wait for 2500 DCLK cycles.
75. Program 0x00000000 to the DMC_DDR_CA_CTL register.
76. Program 0x00000000 to the DMC_DDR_ROOT_CTL register.
Reference C code for DMC PHY calibration:
#include <sys/platform.h>
/* Additional Register Address */
#define pREG_DMC0_DDR_SCRATCH_2
                                            ((volatile uint32_t*)0x31071074)
#define pREG_DMC0_DDR_SCRATCH_3
                                            ((volatile uint32_t*)0x31071078)
#define pREG_DMC0_DDR_SCRATCH_6
                                            ((volatile uint32_t*)0x31071084)
#define pREG_DMC0_DDR_SCRATCH_7
                                            ((volatile uint32_t*)0x31071088)
  uint32_t stat_value = 0x0u;
  uint32_t drv_pu , drv_pd, odt_pu, odt_pd;
  uint32_t ROdt, ClkDqsDrvImpedance, AddrDrvImpedance;
  ROdt = 120ul; /* 75 ohms of On Die Termination (ODT) for the Data and DQS signals for the
read operation. (75*2*0.8) */
  ClkDqsDrvImpedance = 90ul; /* The drive strength of the DQ, DQS, DM and clock signals */
  AddrDrvImpedance = 100ul; /* The drive strength of the address and command signals */
  *pREG_DMC0_DDR_CA_CTL = 0x0ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_2 = 0x0ul;
```

```
*pREG_DMC0_DDR_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x10000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0u;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0u;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x1u1<<12;
  *pREG DMC0 DDR SCRATCH 2 = 0x0ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x10000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *preg_DMC0_DDr_SCratch_2 = ((ROdt & BITM_DMC_DDr_ZQ_CTL0_IMPRTT) <<
BITP_DMC_DDR_ZQ_CTL0_IMPRTT) | ((ClkDqsDrvImpedance & BITM_DMC_DDR_ZQ_CTL0_IMPWRDQ) <<
BITP_DMC_DDR_ZQ_CTL0_IMPWRDQ) |
((AddrDrvImpedance & BITM_DMC_DDR_ZQ_CTL0_IMPWRADD) << BITP_DMC_DDR_ZQ_CTL0_IMPWRADD);
  *pREG_DMC0_DDR_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0C000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_2 = 0x30000000ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x10000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_2 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *preg_DMC0_DDR_SCRATCH_2 = 0x0ul;
  *preg_DMC0_DDr_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x10000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x0ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_3 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_2 = 0x0ul;
  *preg_DMC0_DDr_scratch_3 = 0x0ul;
  *pREG_DMC0_DDR_SCRATCH_2 = 0x50000000ul;
  *pREG_DMC0_DDR_ROOT_CTL = 0x04010000ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0x10000002ul;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0u;
  *pREG_DMC0_DDR_ROOT_CTL = 0u;
  *pREG DMC0 DDR CA CTL = 0x0C000004u;
 dmcdelay(2500u);
  *preg_DMC0_DDR_ROOT_CTL = BITM_DMC_DDR_ROOT_CTL_TRIG_RD_XFER_ALL;
 dmcdelay(2500u);
  *pREG_DMC0_DDR_CA_CTL = 0u;
  *pREG_DMC0_DDR_ROOT_CTL = 0u;
  /* calculate ODT PU and PD values */
 stat_value = ((*pREG_DMC0_DDR_SCRATCH_7 & 0x0000FFFFu)<<16);</pre>
 stat_value |= (*pREG_DMC0_DDR_SCRATCH_6 & 0xFFFF0000u)>>16;
 drv_pu = stat_value & 0x0000003Fu;
 drv_pd = (stat_value>>12) & 0x0000003Fu;
```

# ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594

```
odt_pu = (drv_pu * ClkDqsDrvImpedance)/ ROdt;
odt_pd = (drv_pd * ClkDqsDrvImpedance)/ ROdt;
*pREG_DMC0_DDR_SCRATCH_2 |= ((1uL<<24)
                             ((drv_pd & 0x0000003Fu))
                             ((odt_pd & 0x0000003Fu)<<6)
                             ((drv_pu & 0x0000003Fu)<<12)
                             ((odt_pu & 0x0000003Fu)<<18));
*pREG_DMC0_DDR_ROOT_CTL = 0x0C010000u;
dmcdelay(2500u);
*pREG DMC0 DDR CA CTL = 0x08000002u;
dmcdelay(2500u);
*pREG_DMC0_DDR_CA_CTL = 0u;
*pREG_DMC0_DDR_ROOT_CTL = 0u;
*pREG_DMC0_DDR_ROOT_CTL = 0x04010000u;
dmcdelay(2500u);
*pREG_DMC0_DDR_CA_CTL = 0x80000002u;
dmcdelay(2500u);
*pREG_DMC0_DDR_CA_CTL = 0u;
*pREG_DMC0_DDR_ROOT_CTL = 0u;
```

#### **APPLIES TO REVISION(S):**

0.0

# 14. 20000118 - FIR accelerator may produce wrong output for tap length greater than 1024 (multi-iteration mode) with prefetch buffer feature enabled.:

#### **DESCRIPTION:**

In case of multi-iteration mode (tap length >1024), the output of current iteration is computed by combining the intermediate output of the previous iteration and the MAC result of the current iteration. If starting bytes of the output buffer fall in the same prefetch line (of size 64 Bytes) as ending bytes of the input or coefficient buffer, these bytes are prefetched during coefficient or data read phase of the previous iteration. During the intermediate output write to memory, it is therefore expected that the prefetch buffer is invalidated. Due to this anomaly, prefetch buffer invalidation doesn't occur which results in stale output data being loaded in the next iteration during intermediate output read which may result in wrong combined output data.

The problem is not applicable when prefetch buffer feature is disabled or when the output buffer is not placed in same prefetch line as either the input data or coefficient buffer when in multi-iteration mode (tap length > 1024).

### **WORKAROUND:**

- 1. Make sure that the separation between Output Buffer and Input/Coefficient Buffer is minimum of two prefetch lines(128 bytes).
- 2. Disable prefetch buffer feature by clearing FIR\_CTL1.PFB\_EN bit. Disabling it will not affect functional results but may result in loss of overall accelerator performance.

# **APPLIES TO REVISION(S):**

0.0

# 15. 20000123 - Boot failure with Ignore Block in Page Mode:

#### **DESCRIPTION:**

When page mode (ROM\_BFLAG\_PAGEMODE) is enabled in device boot, boot process will fail in the presence of ignore (BFLAG\_IGNORE) block, when byte count from the target address of the payload, crosses the 1024 bytes page boundary due to loss of synchronization between source pointer and internal temp buffer. Also in non-secure host boot modes, when page mode is enabled, ignore block payload is processed from internal temp buffer instead of discarding it. This makes the boot rom fail to process ignore block as it is intended for. Therefore, the issue is applicable for the following cases:

- 1. Non Secure device and host boot modes with page mode enabled i.e. ROM\_BFLAG\_PAGEMODE is set in Global Flags in adi\_rom\_Boot().
- 2. Secure device boot.

#### **WORKAROUND:**

1. Do not use ignore blocks in the boot-stream for the above-mentioned cases.

#### **APPLIES TO REVISION(S):**

# 16. 20000124 - DMC Init routine not usable in Boot ROM:

#### **DESCRIPTION:**

DMC initialization in Boot ROM can not be performed through OTP programming or Boot ROM API call due to the existing PHY calibration issue as captured in Anomaly ID: 20000117.

#### **WORKAROUND:**

1. DMC can be initialized properly through initcode or from user's application.

# **APPLIES TO REVISION(S):**

0.0

# 17. 20000128 - Explicit core write to IRPTL register can cause pending FIRx/IIRx accelerator channel completion interrupt to be cleared:

#### **DESCRIPTION:**

Any BIT SET IRTPL <data32>; and BIT CLR IRTPL <data32>; instruction, regardless of the value of the argument, will clear any pending FIRx/IIRx accelerator channel completion interrupt latched in the IRPTL register when executed. This can result in FIRx/IIRx channel completion interrupt miss.

#### **WORKAROUND:**

- 1. Do not use BIT SET IRPTL <data32>; and BIT CLR IRPTL <data32>; instruction to generate or ignore interrupts, if FIRx/IIRx accelerators are used.
- 2. Use System Event Controller (SEC) to manage FIRx/IIRx accelerator channel completion interrupts if IRPTL must be explicitly written to manage other interrupts.

#### **APPLIES TO REVISION(S):**

0.0

# 18. 20000129 - OTP Program API fails to program OTP memory correctly in presence of a leaky bit:

# **DESCRIPTION:**

When using the OTP Write API i.e. adi\_rom\_otp\_pgm() or adi\_rom\_otp\_pgm\_data(), the OTP memory controller fails to program a 16-bit short word offset in OTP memory correctly in presence of a leaky bit.

As the result of this, the OTP Read API i.e. adi\_rom\_otp\_get() or adi\_rom\_otp\_get\_data() reads the same 16-bit short word address as 0x0 and does not match with the expected programmed value.

# **WORKAROUND:**

1. Avoid using the OTP Write API provided in the Boot ROM. Contact Analog Devices for updated OTP Service library to be used with the development tool chain for programming the OTP memory space.

#### **APPLIES TO REVISION(S):**

