

AnalogDialogue

The Next-Gen, Software-Defined Radio (SDR) Transceiver Delivers Big Advances in Frequency Hopping (FH)

Mizhou (Michelle) Tan, RF Product Applications Engineer

Abstract

This article provides an in-depth discussion of the high-level concept of frequency hopping (FH), the design principles of FH enabled through the flexible phase locked loop (PLL) architecture of the ADRV9002 SDR transceiver, and its four major FH features. These features empower users with the FH capabilities to handle applications such as Link 16 and fast real-time carrier frequency loading in both single- and dual-channel operation modes. Furthermore, the combination of FH with multichip synchronization (MCS) and digital predistortion (DPD) makes this SDR transceiver an attractive solution for achieving advanced requirements in today's complex communication systems.

Introduction

In contrast to conventional radio communications, frequency hopping (FH) defines a method of transmitting radio signals by rapidly changing its carrier frequency¹ and was first mentioned by Nikola Tesla in his 1903 U.S. patent, "Method of Signaling." Later, in 1942, actress Hedy Lamarr and composer George Antheil further solidified the concept by using a piano roll to change among 88 frequencies to prevent interference to the radio control of torpedoes. Over the past hundred years, from the non-real-time, slow speed communication between fixed command points in World War I to the real-time, high speed multimedia communication between aircrafts, ships, and land-based systems, FH has arrived at a new era in military applications. In addition to that, FH has been widely adopted in many wireless personal communication networks such as Bluetooth[®] Personal Area Network (PAN), as well as in consumer and hobby radio areas, such as walkie-talkies, model cars, and drones.

What Is Frequency Hopping?

The high-level concept of FH is described in Figure 1. The entire frequency band and time duration are divided into two-dimensional grids. At any given time slot, a different frequency subband is utilized for communication. This brings the benefit of high resistance to narrow-band interference and strong capability in combating malicious interception and jamming since the randomness of the hopping pattern equivalently adds another layer of security that is only decodable between the transmitter and receiver. In addition, FH signals can easily share the bandwidth with other conventional communications due to the minimal mutual interference, resulting in high spectrum efficiency. With an increased hop rate and a larger set of frequency subbands, the advantages of FH become more prominent, which makes it an attractive solution for many different applications.



Figure 1. High-level concept of frequency hopping.

The Next-Generation SDR Transceiver

The ADRV9002 is a dual narrow-band and wideband SDR transceiver, which provides state-of-the-art RF performance as well as advanced system features such as DPD and FH. ADRV9002 operates from 30 MHz to 6 GHz and covers the ultrahigh frequency (UHF) bands; very high frequency (VHF) bands; industrial, scientific, and medical (ISM) bands; and cellular frequency bands in narrow-band (kHz) and wideband operation up to 40 MHz. Figure 2 depicts a high-level block diagram of ADRV9002. It includes dual transmit and receive channels with a set of advanced digital signal processing algorithms. The PLL structure highlighted in red is unique in the sense that instead of having one dedicated PLL for the receive datapath and one for the transmit datapath as many other transceivers, two RF PLLs are employed in the device and both PLLs can optionally source any receiver or transmitter, or both, or neither. This flexibility is essential to support FH in various TDD applications such as single-channel and dual-channel operations, including transmit-only mode (1T/2T), receive only mode (1R/2R), and transmit and receive mode (1T1R/2T2R). Both channel diversity and channel multiplexing are supported for the dual-channel operations. Furthermore, two PLLs can be operated in a ping pong mode to satisfy the stringent FH timing requirement.

Four Major FH Features of the ADRV9002

Very Fast FH with Two PLL Muxing and Fast PLL Retuning

FH is achieved by retuning the PLL before switching to a different frequency. The ADRV9002 provides different FH modes based on PLL usage.² Each time slot in Figure 1 stands for a hop frame, which is divided into a transition time period and a dwell time period, as shown in Figure 3.



Figure 3. Hopping frame structure.



Figure 2. High-level block diagram of the ADRV9002 with flexible PLL design.

In a slower FH mode with a sufficiently long transition time (greater than the channel setup time and required PLL tuning time) between frequency changes, only one PLL is needed for a pair of transmit and receive channels in a TDD operation (PLL retune mode). To achieve faster FH with a shorter transition time (shorter than the channel setup time and required PLL tuning time), two PLLs are employed in the device (PLL mux mode). The two PLLs coordinate with each other in a ping pong fashion: while one PLL is used for the current frequency, the other PLL is retuned to the next frequency. This makes very fast FH possible and could significantly reduce the required transition time between different frequency changes. These two modes are summarized in Table 1.

Table 1. ADRV9002 FH Mode Based on PLL Usage

FH Mode	Transition Time	PLLs for a Pair of Channels	PLL Retune Time Allowed
PLL Mux	<pll retuning="" td="" time<=""><td>Two PLLs</td><td><two +="" dwell<="" one="" td="" transitions=""></two></td></pll>	Two PLLs	<two +="" dwell<="" one="" td="" transitions=""></two>
PLL Retune	>PLL retuning time	One PLL	<one td="" transition<=""></one>

As shown in Table 1, the selection of these two modes depends on the transition time the user defines.

Figure 4 further describes the concept of PLL mux mode. As mentioned earlier, each time slot stands for a hop frame consisting of a transition time period and a dwell time period. While one PLL is used during the dwell time, the other PLL has started tuning from the beginning of the transition time of the same hop frame. It can continue the tuning until the end of the transition period of the next hop frame. Therefore, PLL mux mode is successful as long as the required PLL tuning time is less than the summation of one dwell time plus two transition times.



Figure 4. PLL mux mode for fast frequency hopping.

FH with PLL mux mode is critical for military applications such as Link 16. Link 16 is considered one of the most important tactical data link standards used by the North Atlantic Treaty Organization (NATO) as a jam-resistant, high speed digital data link operating in the radio frequency band of 960 MHz to 1.215 GHZ.³ By properly calibrating the entire hop frequency range at the initialization time, the ADRV9002 employs fast PLL retuning mode to meet the stringent timing requirement. PLL retuning time depends on the ADRV9002 PLL reference clock rate. Table 2 shows the fast PLL retuning time required based on a different PLL retuning time is approximately 15 µs. With a hop frame length of 13 µs for Link 16, the 15 µs of PLL retuning time when using PLL mux mode can satisfy the timing requirement if the transition time is greater than 2 µs, as shown in Table 1.

Table 2. PLL Retuning Time Using Fast PLL Retuning Mode

PLL Reference Clock (MHz)	Fast PLL Retuning Time (µs)
30	91
38.4	77
50	56
100	27
150	21
200	20
250	17
300	15

As described in the thesis paper "Performance Analysis of a JTIDS/Link 16 Type Waveform Transmitted over Slow, Flat Nakagami Fading Channels in the Presence of Narrowband Interference,"³ Link 16 message data can be sent as either a single pulse or a double pulse, depending on the packing structure. The single-pulse structure consists of a 6.4 μ s on-time and a 6.6 μ s off-time with a total duration of 13 μ s. The double-pulse structure consists of two single pulses that carry the same data but use different carrier frequencies, as shown in Figure 5. Therefore, the transition time could be 6.6 μ s long (>2 μ s), which makes Link 16 FH feasible with the ADRV9002.



Figure 5. Standard Link 16 double-pulse structure.

Figure 6 shows the ADRV9002 transmit output (power vs. time and frequency vs. time) with Link 16-type hop frames (transmit-only FH is used for simplicity). Note in order to show the minimum transition time achievable by the ADRV9002, the experiment does not follow the standard Link 16 pulse structure in Figure 5. The on-time is increased from 6.4 μ s to 11 μ s and the off-time is reduced from 6.6 μ s to 2 μ s. A Tektronix RSA306B spectrum analyzer is connected to the transmit output port on the ADRV9002 evaluation board for observation. The upper plot shows the performance of power vs. time. It can be seen that transmit hopping happens every 13 μ s with a transition time about 3 μ s between consecutive transmit hop frames. The lower plot shows the performance of frequency vs. time. In this experiment, the transmit carrier frequency cycles through four different frequencies in a 1 MHz step size. As expected, the lower plot proves that the transmit output is also cycling through four different frequencies in a 1 MHz step size with good frequency accuracy throughout the entire dwell time.



Figure 6. Transmit output for Link 16 Tx frequency hopping.

Further measurements are performed to study the frequency accuracy of the Link 16 FH using more advanced test equipment such as Keysight E5052B and R&S FSWP. In the example measurement shown in Table 3, the transmit carrier frequency is hopping at 400 MHz, 400.1 MHz, 400.2 MHz, and 400.3 MHz. The transmit input is constructed to produce 400 MHz output for all the hop frames. The measurement duration is set at 100 μ s, which includes seven complete hopping frames. The frequency is measured at every 128 ns time interval. It can be observed that the PLL is fully locked at the beginning of the dwell time. The frequency error during the dwell time depends on the phase noise performance. Table 3 shows the average, maximum, and minimum frequency offset (the absolute difference between the output frequency and 400 MHz) performance for these consecutive seven hop frames. In most frames, the average frequency error is less than 1 ppm. The results are also found repeatable for tens of measurements. Note that the measurements could vary depending on the equipment and test configurations.

Table 3. Frequency Accuracy Performance with Link 16Frequency Hopping

Hop Frame Number	Average Frequency Error (Hz)	Max Frequency Error (Hz)	Min Frequency Error (Hz)
1	348	730	46
2	424	997	4
3	267	563	20
4	327	892	7
5	253	569	2
6	394	903	12
7	253	677	17

The ADRV9002 provides user capability to fine tune the PLL loop filter bandwidth. The performance shown in Table 3 is achieved when the PLL loop filter bandwidth is configured at 1200 kHz. Larger PLL filter bandwidth improves the PLL retuning time, which guarantees the full lock of PLL before dwell time starts. When selecting the loop filter bandwidth, users should also evaluate the phase noise performance required in their applications.

Static and Dynamic Table Load up to 128 Different Frequency Entries

The ADRV9002 utilizes a hop table concept for all modes of FH.² A hop table contains a list of frequencies and other operation parameters for each hop frame. A hop table can be static, meaning it is loaded during the initialization and not allowed to change on-the-fly. It can also be dynamic, which means it is loaded while performing the hopping; in such a case, the user can change the table content on-the-fly. A similar concept of ping pong is employed so that the user can optionally load two different tables, each with a minimum of 1 to a maximum of 64 entries. While one table is being used for the current hop frame, the other table is being loaded to prepare for the next hop frame. Each entry notifies the ADRV9002 of the configurations for a certain hop frame. A hop table can be indexed by either incrementing the index automatically (start from the first entry of the first table to the last entry of the second table and then go back to the first entry of the first table again with two hop tables or loop continuously with one hop table) or accessing a specific entry at any time indicated through digital GPIOs.

Figure 7 shows hop table A and B, each with N entries ($1 \le N \le 64$). Each entry in the table includes four key parameters: hop frequency, intermediate frequency (for receive IF mode only), receive gain index, and transmit attenuation. In a TDD operation, users must notify the ADRV9002 which channel (either transmit or receive) is enabled for each hop frame by using a dedicated channel setup signal (one for each transmit channel and one for each receive channel). Therefore, although each entry in the hop table contains parameters for both receive and transmit, only the relevant parameters are utilized.



Figure 7. ADRV9002 hop tables content and the indexing method.

Before further discussing the hop table operation in FH, it is worthwhile to understand the high-level communication between the ADRV9002 and the baseband integrated circuit (BBIC).

As shown in Figure 8, BBIC acts as the main for FH operation, which sets up FH mode, the channel setup signals (Rx1_ENBALE, Rx2_ENABLE, Tx1_ENABLE, and Tx2_ENABLE), the HOP signals (HOP1 and HOP2), and the static or dynamic hop tables (hop frequency, receive IF frequency, receive gain, and transmit attenuation). BBIC communicates with the ADRV9002 through an SPI interface or DGPIOs. The ADRV9002 acts as the node for FH by accepting the signals from BBIC and then configures the datapath and LOs accordingly.

An example of a dynamic table loading with only one frequency per hop table A and B is described in Figure 9. This is an extreme case that allows users to change the hop frequency every frame on-the-fly. PLL mux mode is utilized in this example. As shown in Figure 8, both the rising and falling edge of the hop signal define the timing boundaries of a hop frame, each consisting of a transition time and a dwell time as mentioned earlier. The channel setup signal rising edge defines the type of hop frame that follows a one frame delay (this delay is necessary for PLL mux mode).

Note that the channel setup signal could stand for either the transmit setup signal or receive setup signal. Figure 9 shows a simplified version of the signal. Because TDD operation involves both transmit and receive, users need to configure both the transmit setup signal and receive setup signal separately. In addition to indicating the hop frame type, the channel setup signal can also be used to trigger the loading of a hop table initiated by the BBIC. The hop table loading should be completed before the hopping signal edge after the channel setup signal falling edge, and then PLL starts tuning to this frequency at the same hop edge and becomes ready for the next hop frame signaled by the next hop edge. Table A and Table B operate in a ping pong mode so that, after loading is complete, FH operates on the frequency of one table while the frequency of the other table is being tuned.



Figure 9. An example of dynamic table loading with one frequency per table using PLL mux mode.

Figure 10 presents the transmit frequency vs. time output with dynamic table loading for four entries per load and eight entries per load. The transmit input has four frames at 0 kHz, -100 kHz, -200 kHz, and -300 kHz frequency, and it is fed to the ADRV9002 by looping the frames continuously. It is also fully aligned and synchronized with hop frames so that the 0 kHz input frame aligns with 3.1 GHz LO. During FH, when LO changes to the next frequency, the transmit input frequency also changes to the next frequency.

Table A and Table B are dynamically loaded while performing FH (for simplicity and easy observation, the table content does not change from load to load). For four entries per load, we expect to see four consecutive transmit output frames at 3.1 GHz and then four consecutive frames at 3.1004 GHz, and the same pattern repeats again and again. For eight entries per load, we expect to see four consecutive transmit output frames at 3.1004 GHz, four consecutive frames at 3.1004 GHz, four consecutive frames at 3.1008 Hz, and four consecutive frames at 3.1002 GHz, and the same pattern repeats again and again. The transmit output shown in Figure 8 proves that the dynamic table loading works as expected.



HOPn: Input event that indicates it is time to switch to the new frequency

TXn_SETUP: Input event that indicates that the next hopping will be on TXn channel

RXn_SETUP: Input event that indicates that the next hopping will be on RXn channel Rx GAIN/Tx ATTEN LEVEL: Optional signal to select gain level during active Rx/Tx frame

FREQ. INDEX: Optional signal to select new frequency from preloaded tables inside the ADRV9002

Figure 8. A high-level block diagram of communication between the ADRV9002 and BBIC during frequency hopping.

Channel Diversity vs. Channel Multiplexing Using Dual Channels

As shown in Figure 2, the ADRV9002 supports dual transmit and receive channels. FH can be applied on both channels to achieve either channel diversity or channel multiplexing.

For diversity, both channels are hopping simultaneously by using the same PLL (either one or two), and the same hop tables and TDD timing configurations. The MCS capability provided by the ADRV9002 could be enabled to ensure that multiple channels on the same or different ADRV9002 devices are fully synchronized with each other with deterministic latency. Phase synchronization can also be achieved through MCS, which is performed each time PLL retunes frequency. With MCS, multiple channels could achieve synchronicity even during FH, making the ADRV9002 an attractive solution for MIMO diversity applications involving FH. More detailed descriptions regarding the requirements and limitations of using MCS during FH can be found in the ADRV9001 System Development User Guide.²

For channel multiplexing, each pair of channels uses one PLL and performs FH independently from each other. One limitation is that the very fast FH, which requires two PLLs for a pair of transmit and receive channels, can't be applied for channel multiplexing with one ADRV9002 device.

Besides 2T2R mode, it is worth mentioning that the ADRV9002 also supports 1T2R and 2T1R operations for FH, which provides greater flexibility to meet users' specific requirements.

Support of FH with DPD Operation

The ADRV9002 also supports DPD operation for both narrow-band and wideband applications. It corrects the nonlinearity of the power amplifier (PA) to significantly improve PA efficiency while achieving standard compliant adjacent channel power leakage ratio (ACPR) performance.

One advanced feature of the ADRV9002 is that DPD can be performed together with FH. In such a case, the ADRV9002 allows users to configure up to eight frequency regions, and the DPD algorithm creates an optimal solution for each frequency region. A DPD solution as a set of coefficients can also be stored and loaded at the end and the beginning of a transmission, respectively, for each region. This ensures PA linearity for the entire hop frequency range.

Since DPD is an adaptive filtering process that must capture a set of samples periodically for coefficient computation, the hopping frame length needs to be sufficiently long to satisfy the DPD capture length requirement. However, in cases when users only utilize the initially loaded DPD coefficients without the need for DPD updates, this restriction can be removed.

ADRV9002 tracking calibrations are usually not performed during fast FH. However, the initial calibrations are performed based on multiple frequency regions according to users' FH configurations to achieve the best possible performance.

FH Performance Evaluation Using ADRV9002 Transceiver Evaluation Software (TES)

FH performance can be evaluated thoroughly through the ADRV9002 TES with the evaluation board. Both the Xilinx[®] ZC706 and ZCU102 FPGA boards are supported by TES.² As shown in Figure 11, the FH configuration pages are easy to use to configure FH parameters, including FH operation mode, the hopping tables, the GPI0 setting, the TDD timing, etc. FPGA synchronization features are built into the TES to allow users to accurately control the TDD timing so that the transmit or receive frames can be fully synchronized with hop frames. Many FH examples are also provided in TES for users to further explore.



Figure 10. A comparison of dynamic table loading with four entries per loading and eight entries per loading.

FH Mode Configuration

nternal LO1 (Hopping)				Internal LO2 (Hopping)			Channels	
PLL1 Power Consumption	Low Power	~		PL12 Power Consumption	Low Power	~	🛛 Rx1 Enable	d 🗌 Rx2 Enabled
LO1 Optimization	Automatic	~		LO2 Optimization	Automatic	1	I Tx1 Enables	d Tx2 Enabled
PLL1 Calibration	Fast	×		PLL2 Calibration	Fast	<i>w</i>		
Configuration				Bounds of Operation				
Shortest Frame Duration		60	μs		Minimum	Maxim	um	
Transition Time		30	με	Carrier Frequency	3100000000	31015000	00 Hz	
Hop Mode	MUX Preprocess	~		Rx Gain Index	250	2	50	
Table Index Control	Ping Pong	×		Tx Attenuation	0		0 dB	
Hop Pin 1	Pin 00	v						
Hop Pin 2	Unassigned							
Dynamic Table Load (requ	ires Automated TDD)							
Number of Hops per Dynamic Table Load	One							
Our FPGA and evaluation hops per dynamic table los	software constrain the id. The product does r	numbe	er of					

GPIO Configuration

Control Hopping by CPO One for the Control of Hop State Table Soles Sequence Model in mole sequence of Alloyers componently is neurobase in the Ip Balloy. Table Soles Sequence Model in mole sequence of Alloyers componently is neurobase. In the Ip Balloy. Canit Allon Sequence Model in mole sequence of Alloyers componently is neurobase. In the Ip Balloy. Canit Allon Sequence Model in mole sequence of Allow for the Ip Balloy. Canit Allon Sequence Model in the sequence of Allow for the Ip Balloy. Control of Hop Sequence Model in the sequence of Allow for the Ip Balloy. Development Sequence Model in the sequence of Allow for the Ip Balloy. Profile Inter Sequence Model Table Sequence Model in the sequence of Allow for the Ip Balloy. Profile Inter Sequence Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Model Table Sequence Model in the Sequence of Allow for the Ip Balloy. Mail Table Sequence Model in the Sequence of Allow for the Ip Balloy. Mail Table Sequence Mo

Figure 11. Configure FH through TES.

Conclusion

FH is one of the advanced system features provided by the next-generation SDR transceiver, the ADRV9002. With two PLLs, multiple FH modes, and flexibility in loading and indexing hop tables, the ADRV9002 empowers users with great FH capabilities to handle various applications and achieve advanced system requirements. All features can be thoroughly evaluated through the ADRV9002 TES and Software Development Kit (SDK).

Hopping Table Configuration

Carrier Frequency (Hz)	Rx Offset Frequency (Hz)	Rx Gain Index	Tx Attenuation (dB)	
310000000	0	250	0	
3100100000	0	250	0	
3100200000	0	250	0	
3100300000	0	250	0	
fop Table B:	ADRV9001_FH_CUSTO! ~	Du Caia Indeu	Te Allerustics (dD)	
top Table B: Carrier Frequency (112)	ADRV9001_FH_CUSTO1 ~- Fix Offset Frequency (Fiz)	Rx Gain Index	Tx Attenuation (dB)	
lop Table B: Carrier Frequency (Hz) 3100400000	ADRV0001_FH_CUSTOf ~ Fix Offset Frequency (Hz) 0	Pix Gain Index 250 250	Tx Attenuation (dE) 0	
Hop Table B: Carrier Frequency (Hz) 3100400000 3100500000	ADRV0001_FH_CUSTOF Fix Offset Frequency (Hz) 0 0	Rx Gain Index 250 250 250	Tx Attenuation (dD) 0 0	

TDD Timing Configuration

	a haundara												
1000	enriqui suon												
Choose	o an oxisting TDD oc	initiguration:	LIE_40M_1X	UNLT_PH_DU	NAT MONISOL			-					
		Save As											
Frame	is and Sequences					TDD Clock			DMA Sync				
Fra	me Duration	1	14099	Clock Cycles		TOD CINER R	910: 200 MH	z					
50	mendion of Frames		Honost one se	quonoo toravor					Enable	MA Synic			
Ma				E	_	TDD Parint	5.000 ms						
No	nder of Franes in S	etense [FLAIRS		TDD Parket	5.000 ms						
Enable	nder of Planes in 9 Signal	Syncho Samplo	Printery Assert	Primers Decesert	Second Lay	Sesselay Docsort	Primary Frame Assert	Primary Frame Deassert	Secondary Framo Assort	Secondary Frame Deassert	GPIO	x	
No.	signal Tx1 Pin	Syncho Somplo	Primery Assort	Primary Decorrt 71989	Security Accent	Secondary Docosoft 143900	Dimary Frame Assert	Primary Frame Deassert	Secondary Frame Assert	Secondary Framo Deassert	GPIO Unassio	X	
N Erabio	signal Tx1 Pin Tx2 Pin	Syncho Samplo	Primery Assort 10 36010	Printery Decosort 71989	Secure Lay Accort 79000 100000	Secondary Docosoft 143808 35001	Drimary Frame Assert	Primary Framo Deassert 3	Secondary Framo Assert 0	Secondary Framo Deassert 0	GPIO Unassio Unassio	X	
No Enacio R U D	Signal Tx1 Pin Tx2 Pin Crist Pin Crist Pin	Sparster Sparster Somplo	Primery Assert 10 36010 76246	Printery Decessert 71969 107060	Secondary Accort 72000 108003 U	Nesselay Docosoft 143900 35001 0	Primary Frame Assert 0 0	Primary Frame Deassert 3 3 3	Secondary Frame Assert 0 0 0	Secondary Frame Deassert 0 0	GPI0 Unassia Unassia	X	
Non Enacio El El El El El El El El El	Signal Tx1 Pin Tx2 Pin Cricci Pin Cricci Pin	Specto Somplo	Primery Assert 10 36010 26246 112246	Printery Decesert 71969 107000 1217 37247	Second Lay Accort 72000 108000 U 0	Netasulary Docosort 143800 35001 0	Primary Frame Assert 0 0	Primary Frame Deassert 3 3 3 3	Secondary Framo Assert 0 0 0	Secondary Frame Deassert 0 0 0	GPI0 Unassio Unassio Unassio Unassio	X	
Nin Enatio El El El El	Signal Tx1 Pin Tx2 Pin OFect Pin Ofect Pin Tx1 DMA	Syncho Samplo	Primary Assert 10 26210 76210 112240 74217	Planey Doscort 71999 10799 1247 37247 2143	Secondary Accort 72000 100000 0 0 2210	Netzesbay Docosort 143900 35091 0 0 74142	Drimary Frame Assert 0 0 0 0 0	Primary Frame Deassert 3 3 3 3 3	Secondary Framo Assert 0 0 0 0	Secondary Frame Dessert 0 0 0 0	GPIO Unassio Unassio Unacog	X	
N Enable R E S F E	Signal Signal Tat Pin Tat Pin Critic Pin Critic Pin Tat DMA Tat DMA	Syncho Somplo	Primery Accert 10 36010 762/95 112240 74217 110217	Primery Decoder 71969 107060 1247 37247 2143 30143	Secondary Accort 72000 109008 0 2210 38218	Netrately Doccort 143900 35001 0 74142 110142	Primary Frame Assert 0 0 0 0 0	Primary Frame Deassert 3 3 3 3 3 3 3	Decondery Framo Assert 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Frame Deassert 0 0 0 0 0	GPIO Unassia Unassia Unassia Unassia Unassia Unassia	X	
N Enable E E E E E E E E E E	Signal Tat Pin Tat Pin Tat Din Criter Pin Tat DMA Tat DMA Tat DMA Criter UMA	Syncho Somplo	Primary Accort 10 35010 76246 112246 74217 110217 76246	Printery Decessort 71989 107090 1247 37247 2143 36143 1247	Secondary Accort 72000 108008 0 0 2218 38216 0	700 Parket Secondary Docesort 143800 35001 0 0 74142 110142 0	Dissary Frame Assert 0 0 0 0 0 0 0 0 0 0 0 0	Primary Framo Deassert 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Oecondary Frame Assert 0 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Frame Deassert 0 0 0 0 0 0 0 0	GPI0 Unassia Unassia Unassia Unassia Unassia Unassia Unassia	X	
	signal Tut Pin Tut Pin Tut Pin Crist Pin Crist Pin Tut DMA Tut DMA Tut DMA Crist DMA Crist DMA Crist DMA	Specie Sample	Primary Accert 10 26010 26276 112246 74217 110217 26276 112246	Primery Decision 71969 107000 1217 37747 2143 30143 1217 37747	Secondary Accort 72000 100005 0 0 2210 30210 0 0	Second Lay Voccsort 145868 35201 0 74142 10142 0	Dimary Frame Asset 0 0 0 0 0 0 0 0 0 0	Dimary Frame Deassert 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Secondery Frame Assert 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Frame Deassert 0 0 0 0 0 0 0 0 0 0 0 0	GPI0 Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia	X	
	Index of Flames in S Signal Tat Pin Tat Pin Tat Pin ORt2 Pin Tat 20MA Tat 20MA ORt2 OMA Hao Pin 2	Synch Samplo	Phinney Accept 10 38010 74210 74217 110217 74217 310247 310247	Pinnery Docsort 71909 107000 1247 37247 2143 30143 1247 37247 110240	Secondary Accert 72000 108005 0 0 2218 38210 0 0 0	Security Security Jobsson 143860 35001 0 74142 110142 0 0	Dimary Frame 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Primary Prame Decassert 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Decondary Frame Assert 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Framo Deassert 0 0 0 0 0 0 0 0 0 0 0 0 0	GPIO Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia	X	
N= Enable E E E E E E E E E E E	signal Signal Tat Pin Tat Pin Tat Pin Orikot Pin Tat DMA Tat DMA Tat DMA Oriko DMA Oriko DMA Oriko DMA Oriko DMA Oriko DMA	Special Somplo	Primery Accost 10 36010 24217 110217 24217 110217 24216 112246 112246 34947 2247	Planay Doccort 71909 107060 121/ 372a7 2143 30143 121/ 372a7 110240 74246	Second Accord 79000 100906 0 0 2216 0 0 0 0 0 0	NesseLey Docsort 143900 35001 0 0 74142 110142 0 0 0 0	Dimary Frame 0	Primary Frame Deassert 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Secondary Frame Assert 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Frame Deassert 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GPI0 Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia	X	
	Index of Flamma in S Signal Trd Pin Trd Pin Critez Pin Critez Pin Critez Pin Trd DMA Trd DMA Critez DMA Critez DMA Critez DMA Critez DMA Hub Pin 2 Higo Pin 1 Signal	Syncho Samplo	Primery Assort 10 26010 742175 110217 110217 74296 112246 310247 22247 12160	Primery Decosort 71969 107060 1247 37247 2143 30143 30143 1247 37247 110240 74246 12200	Secondary Accent 72000 108008 0 2218 38210 0 0 0 0 0 0 0 0 0 0 0	Second-system 35001 0 74142 110142 0 0 0 0 0	Dimany Frame Asset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Primary Frame Deassert 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 1	Decondary Framo Absect 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Secondary Frame Deassert 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GPIO Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia Unassia	X	

References

- ¹ John G. Proakis. *Digital Communications*, 3rd edition. McGraw-Hill, March 1994.
- ² *UG-1828: ADRV9001 System Development User Guide*. Analog Devices, Inc., December 2020.
- ³ Kao Chin-Han. "Performance Analysis of a JTIDS/Link-16-Type Waveform Transmitted over Slow, Flat Nakagami Fading Channels in the Presence of Narrowband Interference." Naval Postgraduate School, 2008.



About the Author

Mizhou (Michelle) Tan is a product applications engineer with Analog Devices. She has supported the design and development of RF transceiver products and applications for about 3 years. Prior to joining ADI, she received her B.S. degree and M.S degree in electrical engineering from Sichuan University in China and her Ph.D. degree in electrical and computer engineering from New Jersey Institute of Technology in 2004. After that, she worked as an algorithm, system, and software engineer in Agere Systems, LSI Logic, and Intel Corp. from 2004 to 2018. She has published more than 15 papers in technical conferences and journals and owns nine issued patents in wireless communication and digital signal processing area. She can be reached at mizhou.tan@analog.com.



For regional headquarters, sales, and distributors or to contact customer service and technical support, visit analog.com/contact.

Ask our ADI technology experts tough questions, browse FAQs, or join a conversation at the EngineerZone Online Support Community. Visit ez.analog.com.

©2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.