



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

## 概述

MAX9961/MAX9962为双通道、低功耗、高速、引脚电子驱动器/比较器/负载 (DCL) IC，每通道包括三电平引脚驱动器、双路比较器、可调箝位电路和有源负载。驱动器具有较宽的电压范围和高速运行特性，具备高阻和有源端接 (第3级驱动) 运行模式，在低电压摆幅下仍可保持高线性。双路比较器在较宽输入条件下，具有很低的偏差 (时序变化)。器件配置为高阻抗接收器时，箝位电路为高速被测器件 (DUT) 波形提供阻尼衰减。负载可编程，提供最大2mA源出电流和吸入电流。可方便实现接触/连续测试和对高输出阻抗器件的上拉。

MAX9961A/MAX9962A为驱动器和比较器提供精确的失调匹配，在成本敏感的系统，允许多通道共用基准。MAX9961B/MAX9962B适用于每通道具有独立基准的系统设计。

MAX9961/MAX9962提供兼容于LVPECL、LVDS和GTL的高速差分控制输入。MAX9961/MAX9962具有可选内部端接电阻。比较器集电极开路输出可采用或不采用内部上拉电阻。可选内部电阻能显著减少电路板分立元件数量。

MAX9961/MAX9962的低泄漏、限摆率和三态/端接运行模式通过3线、低压、CMOS兼容串口编程设置。

MAX9961/MAX9962的工作电压范围为-1.5V至+6.5V，每通道功耗仅为900mW。器件提供100引脚、14mm x 14mm载体面积、0.5mm引脚间距的TQFP封装。封装顶部 (MAX9961) 或底部 (MAX9962) 的8mm x 8mm裸露管芯焊盘提高了散热效率。器件内部管芯可工作在+70°C至+100°C范围，具有管芯温度监视输出。

## 应用

低成本混合信号/片上系统ATE

商用存储器ATE

PCI或VXI可编程数字仪表

## 特性

- ◆ 低功耗：每通道900mW (典型值)
- ◆ 高速：3V<sub>p-p</sub>时，500Mbps
- ◆ 可编程2mA有源负载电流
- ◆ 低时序偏差
- ◆ -1.5V至+6.5V宽工作电压范围
- ◆ 有源端接 (第3级驱动)
- ◆ 低泄漏模式：15nA (最大值)
- ◆ 集成箝位电路
- ◆ 能够灵活地与多种逻辑电平接口
- ◆ 集成PMU连接
- ◆ 数字设置摆率
- ◆ 内部端接电阻
- ◆ 低失调误差

## 订购信息

PART	TEMP RANGE	PIN-PACKAGE**
MAX9961ADCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961AGCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9961ALCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961BDCCQ	0°C to +70°C	100 TQFP-EPR
MAX9961BGCCQ*	0°C to +70°C	100 TQFP-EPR
MAX9961BLCCQ	0°C to +70°C	100 TQFP-EPR
MAX9962ADCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962AGCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962ALCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BDCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BGCCQ*	0°C to +70°C	100 TQFP-EP
MAX9962BLCCQ*	0°C to +70°C	100 TQFP-EP

\* 未来产品 —— 供货信息请与厂商联系。

\*\* EPR = 倒置裸露焊盘 (顶部)，EP = 裸露焊盘 (底部)。

引脚配置在数据资料的最后部分给出。  
选择指南在数据资料的最后部分给出。



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

## ABSOLUTE MAXIMUM RATINGS

VCC to GND	-0.3V to +11.5V	DHV_ to DTV_	±10V
VEE to GND	-7.0V to +0.3V	DLV_ to DTV_	±10V
VCC - VEE	-0.3V to +18V	CHV_ or CLV_ to DUT_	±10V
GS to GND	±1V	CH_, NCH_, CL_, NCL_ to GND	-2.5V to +5V
DATA_, NDATA_, RCV_, NRCV_, LDEN_, NLDEN_ to GND	-2.5V to +5.0V	All Other Pins to GND	(VEE - 0.3V) to (VCC + 0.3V)
DATA_ to NDATA_, RCV_ to NRCV_, LDEN_ to NLDEN_	±1.5V	DHV_, DLV_, DTV_, CHV_, CLV_, CPHV_, CPLV_ Current	±10mA
VCCO_ to GND	-0.3V to +5V	TEMP Current	-0.5mA to +20mA
SCLK_, DIN_, CS_, RST_, TDATA_, TRCV_, TLDEN_ to GND	-1.0V to +5V	DUT_ Short Circuit to -1.5V to +6.5V	Continuous
DHV_, DLV_, DTV_, CHV_, CLV_, COM_, FORCE_, SENSE_ to GND	-2.5V to +7.5V	Power Dissipation (TA = +70°C)	
DUT_, LDH_, LDL_ to GND	-2.5V to +7.5V	MAX9961_ _CCQ (derate 167mW/°C above +70°C)	...13.3W*
CPHV_ to GND	-2.5V to +8.5V	MAX9962_ _CCQ (derate 45.5mW/°C above +70°C)	...3.6W*
CPLV_ to GND	-3.5V to +7.5V	Storage Temperature Range	-65°C to +150°C
DHV_ to DLV_	±10V	Junction Temperature	+125°C
		Lead Temperature (soldering, 10s)	+300°C

\*Dissipation wattage values are based on still air with no heat sink for the MAX9961 and slug soldered to board copper for the MAX9962. Actual maximum allowable power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(VCC = +9.75V, VEE = -5.25V, VCCO\_ = +2.5V, SC0 = SC0 = 0, VCPHV\_ = +7.2V, VCPLV\_ = -2.2V, VLDH\_ = VLDL\_ = 0, VGS = 0, TJ = +85°C, unless otherwise noted. All temperature coefficients are measured at TJ = +70°C to +100°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>POWER SUPPLIES</b>						
Positive Supply	VCC		9.5	9.75	10.5	V
Negative Supply	VEE		-6.5	-5.25	-4.5	V
Positive Supply Current (Note 2)	ICC	VLDH_ = VLDL_ = 0		90	110	mA
		VLDH_ = VLDL_ = 5V		100	120	
Negative Supply Current (Note 2)	IEE	VLDH_ = VLDL_ = 0		-180	-200	mA
		VLDH_ = VLDL_ = 5V		-190	-210	
Power Dissipation	PD	(Notes 2, 3)		1.8	2.1	W
<b>DUT_ CHARACTERISTICS</b>						
Operating Voltage Range	VDUT	(Note 4)	-1.5		+6.5	V
Leakage Current in High-Impedance Mode	IDUT	LLEAK = 0, 0 ≤ VDUT_ ≤ 3V			±1.5	µA
		LLEAK = 0, VDUT_ = -1.5V, +6.5V			±3	
Leakage Current in Low-Leakage Mode		LLEAK = 1; VDUT_ = -1.5V, 0, +3V; VLDH_ = VLDL_ = 0, 5V; TJ < +90°C			±15	nA
		LLEAK = 1, VDUT_ = 6.5V, TJ < +90°C, VCHV_ = VCLV_ = 6.5V, VLDH_ = VLDL_ = 0, 5V			±30	
Combined Capacitance	CDUT	Driver in term mode (DUT_ = DTV_)		1		pF
		Driver in high-impedance mode		5		
Low-Leakage Enable Time		(Notes 5, 7)		20		µs

# 双通道、低功耗、500Mbps ATE 驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = +9.75V, V<sub>EE</sub> = -5.25V, V<sub>CCO\_</sub> = +2.5V, SC1 = SC0 = 0, V<sub>CPHV\_</sub> = +7.2V, V<sub>CPLV\_</sub> = -2.2V, V<sub>LDH\_</sub> = V<sub>LDL\_</sub> = 0, V<sub>GS</sub> = 0, T<sub>J</sub> = +85°C, unless otherwise noted. All temperature coefficients are measured at T<sub>J</sub> = +70°C to +100°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Leakage Disable Time		(Notes 6, 7)		20		μs
Low-Leakage Recovery		Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_ (Note 7)		15		μs
<b>LEVEL PROGRAMMING INPUTS</b> (DHV_, DLV_, DTV_, CHV_, CLV_, CPHV_, CPLV_, COM_, LDH_, LDL_)						
Input Bias Current	I <sub>BIAS</sub>				±25	μA
Settling Time		To 0.1% of full-scale change (Note 7)		1		μs
<b>DIFFERENTIAL CONTROL INPUTS</b> (DATA_, NDATA_, RCV_, NRCV_, LDEN_, NLDEN_)						
Input High Voltage	V <sub>IH</sub>		0.85		3.50	V
Input Low Voltage	V <sub>IL</sub>		-0.20		+3.10	V
Differential Input Voltage	V <sub>DIFF</sub>		±0.15		±1.00	V
Input Bias Current		MAX996_ _DCCQ,			±25	μA
Input Termination Voltage	V <sub>TDATA_</sub> V <sub>TRCV_</sub> V <sub>TLDEN_</sub>	MAX996_ _GCCQ, MAX996_ _LCCQ	-0.2		+3.5	V
Input Termination Resistor		MAX996_ _GCCQ, MAX996_ _LCCQ, between signal and corresponding termination voltage input	48		52	Ω
<b>SINGLE-ENDED CONTROL INPUTS</b> ( $\overline{\text{CS}}$ , SCLK, DIN, $\overline{\text{RST}}$ )						
Internal Threshold Reference	V <sub>THRINT</sub>		1.05	1.25	1.45	V
Internal Reference Output Resistance	R <sub>O</sub>			20		kΩ
External Threshold Reference	V <sub>THR</sub>		0.43		1.73	V
Input High Voltage	V <sub>IH</sub>		V <sub>THR</sub> + 0.20		3.5	V
Input Low Voltage	V <sub>IL</sub>		-0.1		V <sub>THR</sub> - 0.20	V
Input Bias Current	I <sub>B</sub>				±25	μA
<b>SERIAL INTERFACE TIMING</b> (Figure 4)						
SCLK Frequency	f <sub>SCLK</sub>				50	MHz
SCLK Pulse-Width High	t <sub>CH</sub>		8			ns
SCLK Pulse-Width Low	t <sub>CL</sub>		8			ns
$\overline{\text{CS}}$ Low to SCLK High Setup	t <sub>CSS0</sub>		3.5			ns
$\overline{\text{CS}}$ High to SCLK High Setup	t <sub>CSS1</sub>		3.5			ns
SCLK High to $\overline{\text{CS}}$ High Hold	t <sub>CSH1</sub>		3.5			ns
DIN to SCLK High Setup	t <sub>DS</sub>		3.5			ns
DIN to SCLK High Hold	t <sub>DH</sub>		3.5			ns
$\overline{\text{CS}}$ Pulse-Width High	t <sub>CSWH</sub>		20			ns

# 双通道、低功耗、500Mbps ATE 驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +9.75V$ ,  $V_{EE} = -5.25V$ ,  $V_{CCO\_} = +2.5V$ ,  $SC1 = SC0 = 0$ ,  $V_{CPHV\_} = +7.2V$ ,  $V_{CPLV\_} = -2.2V$ ,  $V_{LDH\_} = V_{LDL\_} = 0$ ,  $V_{GS} = 0$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>TEMPERATURE MONITOR (TEMP)</b>						
Nominal Voltage		$T_J = +70^{\circ}C$ , $R_L \geq 10M\Omega$		3.43		V
Temperature Coefficient				+10		mV/ $^{\circ}C$
Output Resistance				15		k $\Omega$
<b>DRIVERS (Note 8)</b>						
<b>DC OUTPUT CHARACTERISTICS (<math>R_L \geq 10M\Omega</math>)</b>						
DHV_, DLV_, DTV_ Output Offset Voltage	V <sub>OS</sub>	At DUT_ with V <sub>DHV_</sub> , V <sub>DTV_</sub> , V <sub>DLV_</sub> independently tested at +1.5V	MAX996_A	±15		mV
			MAX996_B	±100		
DHV_, DLV_, DTV_ Output-Offset Temperature Coefficient				±65		$\mu V/^{\circ}C$
DHV_, DLV_, DTV_ Gain	A <sub>v</sub>	Measured with V <sub>DHV_</sub> , V <sub>DLV_</sub> , and V <sub>DTV_</sub> at 0 and 4.5V	0.960	1.001		V/V
DHV_, DLV_, DTV_ Gain Temperature Coefficient				-35		ppm/ $^{\circ}C$
Linearity Error		V <sub>DUT_</sub> = 1.5V, 3V (Note 9)		±5		mV
		Full range (Notes 9, 10)		±15		
DHV_ to DLV_ Crosstalk		V <sub>DLV_</sub> = 0, V <sub>DHV_</sub> = 200mV, 6.5V		±2		mV
DLV_ to DHV_ Crosstalk		V <sub>DHV_</sub> = 5V, V <sub>DLV_</sub> = -1.5V, +4.8V		±2		mV
DTV_ to DLV_ and DHV_ Crosstalk		V <sub>DHV_</sub> = 3V, V <sub>DLV_</sub> = 0, V <sub>DTV_</sub> = -1.5V, +6.5V		±2		mV
DHV_ to DTV_ Crosstalk		V <sub>DTV_</sub> = 1.5V, V <sub>DLV_</sub> = 0, V <sub>DHV_</sub> = 1.6V, 3V		±3		mV
DLV_ to DTV_ Crosstalk		V <sub>DTV_</sub> = 1.5V, V <sub>DHV_</sub> = 3V, V <sub>DLV_</sub> = 0V, 1.4V		±3		mV
DHV_, DTV_, DLV_ DC Power-Supply Rejection Ratio	PSRR	(Note 11)	40			dB
Maximum DC Drive Current	I <sub>DUT_</sub>		±60	±120		mA
DC Output Resistance	R <sub>DUT_</sub>	I <sub>DUT_</sub> = ±30mA (Note 12)	49	50	51	$\Omega$
DC Output Resistance Variation	$\Delta R_{DUT_}$	I <sub>DUT_</sub> = ±1mA to ±8mA	0.5		$\Omega$	
		I <sub>DUT_</sub> = ±1mA to ±40mA	1	2.5		
Sense Resistance	R <sub>SENSE</sub>		7.50	10	13.75	k $\Omega$
Force Resistance	R <sub>FORCE</sub>		320	400	500	$\Omega$
Force Capacitance	C <sub>FORCE</sub>		1		pF	
<b>DYNAMIC OUTPUT CHARACTERISTICS (<math>Z_L = 50\Omega</math>)</b>						
Drive-Mode Overshoot		V <sub>DLV_</sub> = 0, V <sub>DHV_</sub> = 0.1V	30		mV	
		V <sub>DLV_</sub> = 0, V <sub>DHV_</sub> = 1V	40			
		V <sub>DLV_</sub> = 0, V <sub>DHV_</sub> = 3V	50			
Term-Mode Overshoot		(Note 13)	0		mV	

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = +9.75V, V<sub>EE</sub> = -5.25V, V<sub>CCO\_</sub> = +2.5V, SC1 = SC0 = 0, V<sub>CPHV\_</sub> = +7.2V, V<sub>CPLV\_</sub> = -2.2V, V<sub>LDH\_</sub> = V<sub>LDL\_</sub> = 0, V<sub>GS</sub> = 0, T<sub>J</sub> = +85°C, unless otherwise noted. All temperature coefficients are measured at T<sub>J</sub> = +70°C to +100°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Settling Time to Within 25mV		3V step (Note 14)		10		ns
Settling Time to Within 5mV		3V step (Note 14)		20		ns
<b>TIMING CHARACTERISTICS (Z<sub>L</sub> = 50Ω) (Note 15)</b>						
Prop Delay, Data to Output	t <sub>PDD</sub>			2.2		ns
Prop Delay Match, t <sub>LH</sub> vs. t <sub>HL</sub>		3V <sub>P-P</sub>		±50		ps
Prop Delay Match, Drivers Within Package		(Note 16)		40		ps
Prop Delay Temperature Coefficient				+3		ps/°C
Prop Delay Change vs. Pulse Width		3V <sub>P-P</sub> , 40MHz, 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width		±60		ps
Prop Delay Change vs. Common-Mode Voltage		V <sub>DHV_</sub> - V <sub>DLV_</sub> = 1V, V <sub>DHV_</sub> = 0 to 6V		85		ps
Prop Delay, Drive to High Impedance	t <sub>PDDZ</sub>	V <sub>DHV_</sub> = 1.0V, V <sub>DLV_</sub> = -1.0V, V <sub>DTV_</sub> = 0		3.1		ns
Prop Delay, High Impedance to Drive	t <sub>PDZD</sub>	V <sub>DHV_</sub> = 1.0V, V <sub>DLV_</sub> = -1.0V, V <sub>DTV_</sub> = 0		3.2		ns
Prop Delay, Drive to Term	t <sub>PDDT</sub>	V <sub>DHV_</sub> = 3V, V <sub>DLV_</sub> = 0, V <sub>DTV_</sub> = 1.5V		2.4		ns
Prop Delay, Term to Drive	t <sub>PDTD</sub>	V <sub>DHV_</sub> = 3V, V <sub>DLV_</sub> = 0, V <sub>DTV_</sub> = 1.5V		2.1		ns
<b>DYNAMIC PERFORMANCE (Z<sub>L</sub> = 50Ω)</b>						
Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>	0.2V <sub>P-P</sub> , 20% to 80%		0.37		ns
		1V <sub>P-P</sub> , 10% to 90%		0.63		
		3V <sub>P-P</sub> , 10% to 90%	1.0	1.2	1.5	
		5V <sub>P-P</sub> , 10% to 90%		2.0		
Rise- and Fall-Time Match	t <sub>R</sub> vs. t <sub>F</sub>	3V <sub>P-P</sub> , 10% to 90%		±0.03		ns
SC1 = 0, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		75		%
SC1 = 1, SC0 = 0 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		50		%
SC1 = 1, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%		25		%
Minimum Pulse Width (Note 17)		0.2V <sub>P-P</sub>		0.65		ns
		1V <sub>P-P</sub>		1.0		
		3V <sub>P-P</sub>		2.0		
		5V <sub>P-P</sub>		2.9		
Data Rate (Note 18)		0.2V <sub>P-P</sub>		1700		Mbps
		1V <sub>P-P</sub>		1000		
		3V <sub>P-P</sub>		500		
		5V <sub>P-P</sub>		350		

# 双通道、低功耗、500Mbps ATE 驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +9.75V$ ,  $V_{EE} = -5.25V$ ,  $V_{CCO\_} = +2.5V$ ,  $SC1 = SC0 = 0$ ,  $V_{CPHV\_} = +7.2V$ ,  $V_{CPLV\_} = -2.2V$ ,  $V_{LDH\_} = V_{LDL\_} = 0$ ,  $V_{GS} = 0$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic Crosstalk		(Note 19)		10		mVp-p
Rise and Fall Time, Drive to Term	$t_{DTR}$ , $t_{DTF}$	$V_{DHF\_} = 3V$ , $V_{DLV\_} = 0$ , $V_{DTV\_} = 1.5V$ , 10% to 90%, Figure 1a (Note 20)		1.6		ns
Rise and Fall Time, Term to Drive	$t_{TDR}$ , $t_{TDF}$	$V_{DHF\_} = 3V$ , $V_{DLV\_} = 0$ , $V_{DTV\_} = 1.5V$ , 10% to 90%, Figure 1b (Note 20)		0.7		ns
<b>COMPARATORS</b> (Note 8)						
<b>DC CHARACTERISTICS</b>						
Input Voltage Range	$V_{IN}$	(Note 4)	-1.5		+6.5	V
Differential Input Voltage	$V_{DIFF}$		$\pm 8$			V
Hysteresis	$V_{HYST}$			0		mV
Input Offset Voltage	$V_{OS}$	$V_{DUT\_} = 1.5V$			$\pm 20$	mV
					$\pm 100$	mV
Input-Offset-Voltage Temperature Coefficient				$\pm 50$		$\mu V/^{\circ}C$
Common-Mode Rejection Ratio (Note 21)	CMRR	$V_{DUT\_} = 0, 3V$	47	78		dB
		$V_{DUT\_} = 0, 6.5V$	54	78		
		$V_{DUT\_} = -1.5, +6.5V$	44	61		
Linearity Error (Note 9)		$V_{DUT\_} = 1.5V, 3V$			$\pm 3$	mV
		$V_{DUT\_} = 6.5V$			$\pm 5$	
		$V_{DUT\_} = -1.5V$			$\pm 25$	
$V_{CC}$ Power-Supply Rejection Ratio (Note 11)	PSRR	$V_{DUT\_} = -1.5V, +6.5V$	57	80		dB
$V_{EE}$ Power-Supply Rejection Ratio (Note 11)	PSRR	$V_{DUT\_} = 0, 6.5V$	44	64		dB
		$V_{DUT\_} = -1.5V$	33	60		
<b>AC CHARACTERISTICS</b> (Note 22)						
Minimum Pulse Width	$t_{PW(MIN)}$	(Note 23)		0.7		ns
Prop Delay	$t_{PDL}$			2.2		ns
Prop Delay Temperature Coefficient				+6		$ps/^{\circ}C$
Prop Delay Match, High/Low vs. Low/High				$\pm 25$		ps
Prop Delay Match, Comparators Within Package		(Note 16)		35		ps
Prop Delay Dispersion vs. Common-Mode Input (Note 24)		$V_{CHV\_} = V_{CLV\_} = 0, 6.4V$		$\pm 75$		ps
		$V_{CHV\_} = V_{CLV\_} = -1.4V$		$\pm 175$		
Prop Delay Dispersion vs. Overdrive		100mV to 1V		220		ps

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = +9.75V, V<sub>EE</sub> = -5.25V, V<sub>CCO\_</sub> = +2.5V, SC1 = SC0 = 0, V<sub>CPHV\_</sub> = +7.2V, V<sub>CPLV\_</sub> = -2.2V, V<sub>LDH\_</sub> = V<sub>LDL\_</sub> = 0, V<sub>GS</sub> = 0, T<sub>J</sub> = +85°C, unless otherwise noted. All temperature coefficients are measured at T<sub>J</sub> = +70°C to +100°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Prop Delay Dispersion vs. Pulse Width		2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width			±40		ps
Prop Delay Dispersion vs. Slew Rate		0.5V/ns to 2V/ns slew rate			100		ps
Waveform Tracking 10% to 90%		V <sub>DUT_</sub> = 1.0V <sub>P-P</sub> , t <sub>R</sub> = t <sub>F</sub> = 1.0ns, 10% to 90% relative to timing at 50% point	Term mode		250		ps
			High-impedance mode		500		
<b>LOGIC OUTPUTS (CH_, NCH_, CL_, NCL_)</b>							
V <sub>CCO_</sub> Voltage Range	V <sub>VCCO_</sub>			0		3.5	V
Output Low-Voltage Compliance		Set by I <sub>OL</sub> , R <sub>TERM</sub> , and V <sub>CCO_</sub>			-0.5		V
Output High Current	I <sub>OH</sub>	MAX996_ _DCCQ, MAX996_ _GCCQ		-0.05	0	+0.10	mA
Output Low Current	I <sub>OL</sub>	MAX996_ _DCCQ, MAX996_ _GCCQ		7.6	8	8.4	mA
Output High Voltage	V <sub>OH</sub>	I <sub>CH_</sub> = I <sub>NCH_</sub> = I <sub>CL_</sub> = I <sub>NCL_</sub> = 0, MAX996_ _LCCQ		V <sub>CCO_</sub> - 0.05		V <sub>CCO_</sub> - 0.005	V
Output Low Voltage	V <sub>OL</sub>	I <sub>CH_</sub> = I <sub>NCH_</sub> = I <sub>CL_</sub> = I <sub>NCL_</sub> = 0, MAX996_ _LCCQ				V <sub>CCO_</sub> - 0.4	V
Output Voltage Swing		I <sub>CH_</sub> = I <sub>NCH_</sub> = I <sub>CL_</sub> = I <sub>NCL_</sub> = 0, MAX996_ _LCCQ		360	390	440	mV
Output Termination Resistor	R <sub>TERM</sub>	Single-ended measurement from V <sub>CCO_</sub> to CH_, NCH_, CL_, NCL_, MAX996_ _LCCQ		48		52	Ω
Differential Rise Time	t <sub>R</sub>	20% to 80%	MAX996_ _DCCQ, MAX996_ _GCCQ, R <sub>TERM</sub> = 50Ω at end of line		280		ps
			MAX996_ _LCCQ		280		
Differential Fall Time	t <sub>F</sub>	20% to 80%	MAX996_ _DCCQ, MAX996_ _GCCQ, R <sub>TERM</sub> = 50Ω at end of line		280		ps
			MAX996_ _LCCQ		280		
<b>CLAMPS</b>							
High-Clamp Input Voltage Range	V <sub>CPH_</sub>			-0.3		+7.5	V
Low-Clamp Input Voltage Range	V <sub>CPL_</sub>			-2.5		+5.3	V
Clamp Offset Voltage	V <sub>OS</sub>	At DUT_ with I <sub>DUT_</sub> = 1mA, V <sub>CPHV_</sub> = 0			±100		mV
		At DUT_ with I <sub>DUT_</sub> = -1mA, V <sub>CPLV_</sub> = 0			±100		
Offset-Voltage Temperature Coefficient					±0.5		mV/°C
Clamp Power-Supply Rejection Ratio (Note 11)	PSRR	I <sub>DUT_</sub> = 1mA, V <sub>CPHV_</sub> = 0			54		dB
		I <sub>DUT_</sub> = -1mA, V <sub>CPLV_</sub> = 0			54		
Voltage Gain	A <sub>v</sub>			0.96		1.00	V/V

# 双通道、低功耗、500Mbps ATE 驱动器/比较器，具有2mA负载

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +9.75V$ ,  $V_{EE} = -5.25V$ ,  $V_{CCO\_} = +2.5V$ ,  $SC1 = SC0 = 0$ ,  $V_{CPHV\_} = +7.2V$ ,  $V_{CPLV\_} = -2.2V$ ,  $V_{LDH\_} = V_{LDL\_} = 0$ ,  $V_{GS} = 0$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage-Gain Temperature Coefficient				-100		ppm/ $^{\circ}C$
Clamp Linearity		$I_{DUT\_} = 1mA$ , $V_{CPLV\_} = -1.5V$ , $V_{CPHV\_} = -0.3V$ to $+6.5V$		$\pm 10$		mV
		$I_{DUT\_} = -1mA$ , $V_{CPHV\_} = 6.5V$ , $V_{CPLV\_} = -1.5V$ to $+5.3V$		$\pm 10$		
Short-Circuit Output Current	$I_{SCDUT\_}$	$V_{CPLV\_} = -1.5V$ , $V_{CPHV\_} = 0$ , $V_{DUT\_} = 6.5V$	50		95	mA
		$V_{CPLV\_} = 5V$ , $V_{CPHV\_} = 6.5V$ , $V_{DUT\_} = -1.5V$	-95		-50	
Clamp DC Impedance	$R_{OUT}$	$V_{CPHV\_} = 3V$ , $V_{CPLV\_} = 0$ , $I_{DUT\_} = \pm 5mA$ and $\pm 15mA$	50		55	$\Omega$
<b>ACTIVE LOAD</b> (Driver in high-impedance mode, unless otherwise noted.)						
<b>COMMUTATION AMPLIFIER</b> ( $V_{COM\_} = +2.5V$ , $I_{SOURCE} = I_{SINK} = 2mA$ , $R_L > 1M\Omega$ )						
COM_ Voltage Range	$V_{COM\_}$		-1.5		+5.7	V
COM_ Offset Voltage	$V_{OS}$				$\pm 100$	mV
Offset-Voltage Temperature Coefficient				$\pm 100$		$\mu V/^{\circ}C$
COM_ Voltage Gain	$A_V$	$V_{COM\_} = 0, 4.5V$	0.98		1.00	V/V
Voltage-Gain Temperature Coefficient				-20		ppm/ $^{\circ}C$
COM_ Linearity Error		$V_{COM\_} = -1.5V, +5.7V$ (Note 9)		$\pm 2$	$\pm 15$	mV
COM_ Output Voltage Power-Supply Rejection Ratio	PSRR		40			dB
<b>OUTPUT CHARACTERISTICS</b> ( $I_{SOURCE} = I_{SINK} = 2mA$ , $R_L > 1M\Omega$ )						
Differential Voltage Range		$V_{DUT\_} - V_{COM\_}$	-7.2		+8.0	V
Output Resistance, Sink or Source	$R_o$	$V_{DUT\_} = 4.5V, 6.5V$ with $V_{COM\_} = -1.5V$ , and $V_{DUT\_} = -1.5V, +0.5V$ with $V_{COM\_} = 5.7V$	200	500		$k\Omega$
Output Resistance, Linear Region	$R_o$	$I_{DUT\_} = \pm 1mA$ , $V_{COM\_} = +2.5V$		60		$\Omega$
Deadband		95% $I_{SOURCE}$ to 95% $I_{SINK}$ , $V_{COM\_} = +2.5V$		310	450	mV
<b>SOURCE CURRENT</b> ( $V_{DUT\_} = +5V$ , $V_{COM\_} = +2.5V$ )						
Maximum Source Current		$V_{LDL\_} = 5.5V$	2.1	2.2	2.3	mA
Source Programming Gain	ATC	$V_{LDL\_} = 1.25V, 5V$	392	400	408	$\mu A/V$
Source Current Offset (Combined Offset of LDL_ and GS)	$I_{OS}$	$V_{LDL\_} = 20mV$	-5		+10	$\mu A$
Source-Current Temperature Coefficient		$V_{LDL\_} = 100mV$		-0.02		$\mu A/^{\circ}C$
		$V_{LDL\_} = 5V$		-0.3		

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +9.75V$ ,  $V_{EE} = -5.25V$ ,  $V_{CCO\_} = +2.5V$ ,  $SC1 = SC0 = 0$ ,  $V_{CPHV\_} = +7.2V$ ,  $V_{CPLV\_} = -2.2V$ ,  $V_{LDH\_} = V_{LDL\_} = 0$ ,  $V_{GS} = 0$ ,  $T_J = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +70^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Source-Current Power-Supply Rejection Ratio	PSRR	$V_{LDL\_} = 100mV$		$\pm 0.7$	$\pm 4$	$\mu A/V$
		$V_{LDL\_} = 5V$		$\pm 3$	$\pm 100$	
Source-Current Linearity (Note 25)		$V_{LDL\_} = 100mV, 1.25V, 5V$		$\pm 2$	$\pm 10$	$\mu A$
<b>SINK CURRENT</b> ( $V_{DUT\_} = 0$ , $V_{COM\_} = +2.5V$ )						
Maximum Sink Current		$V_{LDH\_} = 5.5V$	-2.3	-2.2	-2.1	mA
Sink Programming Gain	ATC	$V_{LDH\_} = 1.25V$ to $5V$	-408	-400	-392	mA/V
Sink Current Offset (Combined Offset of LDH_ and GS)	I <sub>OS</sub>	$V_{LDH\_} = 20mV$	-10		+5	$\mu A$
Sink-Current Temperature Coefficient		$V_{LDH\_} = 100mV$		+0.05		$\mu A/^{\circ}C$
		$V_{LDH\_} = 5V$		+0.4		
Sink-Current Power-Supply Rejection Ratio	PSRR	$V_{LDH\_} = 100mV$		$\pm 1.3$	$\pm 4$	$\mu A/V$
		$V_{LDH\_} = 5V$		$\pm 3.7$	$\pm 100$	
Sink-Current Linearity		$V_{LDH\_} = 100mV, 1.25V, 5V$ (Note 25)		$\pm 10$	$\pm 25$	$\mu A$
<b>GROUND SENSE (GS)</b>						
Voltage Range	V <sub>GS</sub>	Verified by GS common-mode error test	$\pm 250$			mV
Common-Mode Error		$V_{DUT\_} = 0$ , $V_{COM\_} = +2.5V$ , $V_{GS} = \pm 250mV$ , $V_{LDH\_} - V_{GS} = 2.5V$			$\pm 5$	$\mu A$
		$V_{DUT\_} = 5V$ , $V_{COM\_} = +2.5V$ , $V_{GS} = \pm 250mV$ , $V_{LDL\_} - V_{GS} = 2.5V$			$\pm 5$	
Input Bias Current		$V_{GS} = 0$			$\pm 25$	$\mu A$
<b>AC CHARACTERISTICS</b> ( $Z_L = 50\Omega$ to GND)						
Enable Time (Note 26)	t <sub>EN</sub>	$I_{SOURCE} = 2mA$ , $V_{COM\_} = -1.5V$		2.5		ns
		$I_{SINK} = 2mA$ , $V_{COM\_} = +1.5V$		2.2		
Disable Time (Note 26)	t <sub>DIS</sub>	$I_{SOURCE} = 2mA$ , $V_{COM\_} = -1.5V$		1.7		ns
		$I_{SINK} = 2mA$ , $V_{COM\_} = +1.5V$		1.7		
Current Settling Time on Commutation		$I_{SOURCE} = I_{SINK} = 500\mu A$ (Notes 7 and 27)	To 10%	0.4		ns
			To 1%	1.1		
Spike During Enable/Disable Transition		$I_{SOURCE} = I_{SINK} = 2mA$ , $V_{COM\_} = 0$		30		mV

**Note 1:** All minimum and maximum limits are 100% production tested. Tests are performed at nominal supply voltages unless otherwise noted.

**Note 2:** Total for dual device at worst-case setting; driver enabled and load disabled.  $R_L \geq 10M\Omega$ . The supply currents are measured with typical supply voltages.

**Note 3:** Does not include internal dissipation of the comparator outputs. For MAX996\_ \_LCCQ, additional power dissipation is typically  $(32mA) \times (V_{VCCO})$ .

**Note 4:** Externally forced voltages can exceed this range provided that the *Absolute Maximum Ratings* are not exceeded.

**Note 5:** Transition time from LLEAK being asserted to leakage current dropping below specified limits.

**Note 6:** Transition time from LLEAK being deasserted to output returning to normal operating mode.

**Note 7:** Based on simulation results only.

**Note 8:** With the exception of Offset and Gain/CMRR tests, reference input values are calibrated for offset and gain.

**Note 9:** Relative to straight line between 0 and 4.5V.

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载


## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +9.75V$ ,  $V_{EE} = -5.25V$ ,  $V_{CCO\_} = +2.5V$ ,  $SC1 = SC0 = 0$ ,  $V_{CPHV\_} = +7.2V$ ,  $V_{CPLV\_} = -2.2V$ ,  $V_{LDH\_} = V_{LDL\_} = 0$ ,  $V_{GS} = 0$ ,  $T_J = +85^\circ C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +70^\circ C$  to  $+100^\circ C$ , unless otherwise noted.) (Note 1)


- Note 10:** Specifications measured at the end points of the full range. Full ranges are  $-1.3V \leq V_{DHV\_} \leq +6.5V$ ,  $-1.5V \leq V_{DLV\_} \leq +6.3V$ ,  $-1.5V \leq V_{DTV\_} \leq +6.5V$ .
- Note 11:** Change in offset voltage with power supplies independently set to their minimum and maximum values.
- Note 12:** Nominal target value is  $50\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $51\Omega$  range.
- Note 13:**  $V_{DTV\_} = +1.5V$ ,  $R_S = 50\Omega$ . External signal driven into T-line is a 0 to +3V edge with 1.2ns rise time (10% to 90%). Measurement is made using the comparator.
- Note 14:** Measured from the crossing point of  $DATA\_$  inputs to the settling of the driver output.
- Note 15:** Prop delays are measured from the crossing point of the differential input signals to the 50% point of the expected output swing. Rise time of the differential inputs  $DATA\_$  and  $RCV\_$  is 250ps (10% to 90%).
- Note 16:** Rising edge to rising edge or falling edge to falling edge.
- Note 17:** Specified amplitude is programmed. At this pulse width, the output reaches at least 95% of its nominal (DC) amplitude. The pulse width is measured at  $DATA\_$ .
- Note 18:** Specified amplitude is programmed. Maximum data rate is specified in transitions per second. A square wave that reaches at least 95% of its programmed amplitude may be generated at one-half this frequency.
- Note 19:** Crosstalk from either driver to the other. Aggressor channel is driving 3VP-P into a  $50\Omega$  load. Victim channel is in term mode with  $V_{DTV\_} = +1.5V$ .
- Note 20:** Indicative of switching speed from  $DHV\_$  or  $DLV\_$  to  $DTV\_$  and  $DTV\_$  to  $DHV\_$  or  $DLV\_$  when  $V_{DLV\_} < V_{DTV\_} < V_{DHV\_}$ . If  $V_{DTV\_} < V_{DLV\_}$  or  $V_{DTV\_} > V_{DHV\_}$ , switching speed is degraded by a factor of approximately 3.
- Note 21:** Change in offset voltage over the input range.
- Note 22:** Unless otherwise noted, all propagation delays are measured at 40MHz,  $V_{DUT\_} = 0$  to  $+2V$ ,  $V_{CHV\_} = V_{CLV\_} = +1V$ , slew rate =  $2V/ns$ ,  $Z_S = 50\Omega$ , driver in term mode with  $V_{DTV\_} = 0$ . Comparator outputs are terminated with  $50\Omega$  to GND at scope input with  $V_{CCO\_} = 2V$ . Open-collector outputs are also terminated (internally or externally) with  $R_{TERM} = 50\Omega$  to  $V_{CCO\_}$ . Measured from  $V_{DUT\_}$  crossing calibrated  $CHV\_/CLV\_$  threshold to crossing point of differential outputs.
- Note 23:**  $V_{DUT\_} = 0$  to  $+1V$ ,  $V_{CHV\_} = V_{CLV\_} = +0.5V$ . At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- Note 24:** Relative to propagation delay at  $V_{CHV\_} = V_{CLV\_} = +1.5V$ .  $V_{DUT\_} = 200mV_{P-P}$ . Overdrive = 100mV.
- Note 25:** Relative to straight line between 0.5V and 2.5V.
- Note 26:** Measured from crossing of input signals to the 10% point of the output voltage change.
- Note 27:**  $V_{COM\_} = 1.5V$ ,  $Z_S = 50\Omega$ , driving voltage = 3V to 0 transition and 0 to 3V transition. Settling time is measured from  $V_{DUT\_} = 1.5V$  to  $I_{SINK}$  or  $I_{SOURCE}$  settling within specified tolerance.

## 典型工作特性


### DRIVER SMALL-SIGNAL RESPONSE



### DRIVER LARGE-SIGNAL RESPONSE












### DRIVER TRAILING-EDGE TIMING ERROR vs. PULSE WIDTH



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

典型工作特性 (续)


MAX9961/MAX9962




# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

典型工作特性 (续)


**CROSSTALK TO DUT\_ FROM DTV\_ WITH DUT\_ = DLV\_**




**CROSSTALK TO DUT\_ FROM DLV\_ WITH DUT\_ = DTV\_**




**CROSSTALK TO DUT\_ FROM DHV\_ WITH DUT\_ = DTV\_**




**DRIVER GAIN vs. TEMPERATURE**




**DRIVER OFFSET vs. TEMPERATURE**




**COMPARATOR OFFSET vs. COMMON-MODE VOLTAGE**




**COMPARATOR RISING-EDGE TIMING VARIATION vs. COMMON-MODE VOLTAGE**



**COMPARATOR FALLING-EDGE TIMING VARIATION vs. COMMON-MODE VOLTAGE**



**COMPARATOR TIMING VARIATION vs. OVERDRIVE**




# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载


典型工作特性 (续)

MAX9961/MAX9962


**COMPARATOR TRAILING-EDGE  
TIMING ERROR vs. PULSE WIDTH**




**COMPARATOR TIMING VARIATION  
vs. INPUT SLEW RATE, DUT\_RISING**




**COMPARATOR TIMING VARIATION  
vs. INPUT SLEW RATE, DUT\_FALLING**




**COMPARATOR DIFFERENTIAL  
OUTPUT RESPONSE**




**COMPARATOR RESPONSE  
vs. HIGH SLEW-RATE OVERDRIVE**




**COMPARATOR OFFSET  
vs. TEMPERATURE**




**CLAMP RESPONSE**



**ACTIVE-LOAD VOLTAGE vs. CURRENT**




**ACTIVE-LOAD LINEARITY ERROR  
Iout\_ vs. VLDH\_**




# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

典型工作特性 (续)


**ACTIVE-LOAD LINEARITY ERROR  
I<sub>OUT\_</sub> vs. V<sub>LDL\_</sub>**




**HIGH-IMPEDANCE LEAKAGE CURRENT  
vs. DUT\_ VOLTAGE**




**LOW-LEAKAGE CURRENT  
vs. DUT\_ VOLTAGE**




**CLAMP CURRENT  
vs. DIFFERENCE VOLTAGE**




**CLAMP CURRENT  
vs. DIFFERENCE VOLTAGE**




**HIGH-IMPEDANCE-TO-LOW-LEAKAGE TRANSITION**




**DRIVER REFERENCE INPUT CURRENTS  
vs. INPUT VOLTAGE**



**COMPARATOR REFERENCE  
INPUT CURRENT vs. INPUT VOLTAGE**








**INPUT CURRENT  
vs. INPUT VOLTAGE, CPHV\_**



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载



典型工作特性 (续)

MAX9961/MAX9962



A:  $V_{DUT\_} = V_{DTV\_} = 1.5V, V_{DHV\_} = 3V, V_{DLV\_} = 0,$   
 $V_{CHV\_} = V_{CLV\_} = 0, V_{CPHV\_} = 7.2V,$   
 $V_{CPLV\_} = -2.2V, V_{LDH\_} = V_{LDL\_} = 0$   
 B: SAME AS 'A' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$   
 C: SAME AS 'A' EXCEPT DRIVER DISABLED HIGH-Z AND LOAD ENABLED  
 D: SAME AS 'C' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$   
 E: SAME AS 'A' EXCEPT LOW-LEAKAGE MODE ASSERTED  
 F: SAME AS 'E' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$

A:  $V_{DUT\_} = V_{DTV\_} = 1.5V, V_{DHV\_} = 3V, V_{DLV\_} = 0,$   
 $V_{CHV\_} = V_{CLV\_} = 0, V_{CPHV\_} = 7.2V,$   
 $V_{CPLV\_} = -2.2V, V_{LDH\_} = V_{LDL\_} = 0$   
 B: SAME AS 'A' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$   
 C: SAME AS 'A' EXCEPT DRIVER DISABLED HIGH-Z AND LOAD ENABLED  
 D: SAME AS 'C' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$   
 E: SAME AS 'A' EXCEPT LOW-LEAKAGE MODE ASSERTED  
 F: SAME AS 'E' EXCEPT  $V_{LDH\_} = V_{LDL\_} = 5V$



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载




图1. 驱动和端接时序

## 引脚说明

引脚		名称	功能
MAX9961	MAX9962		
1	25	TEMP	温度监视输出
2, 9, 12, 14, 17, 24, 35, 45, 46, 60, 80, 81, 91	2, 9, 12, 14, 17, 24, 35, 45, 46, 66, 80, 81, 91	VEE	负电源输入。
3, 5, 10, 16, 21, 23, 25, 34, 43, 44, 82, 83, 92	1, 3, 5, 10, 16, 21, 23, 34, 43, 44, 82, 83, 92	GND	接地端。
4, 11, 15, 22, 33, 41, 42, 66, 84, 85, 93	4, 11, 15, 22, 33, 41, 42, 60, 84, 85, 93	VCC	正电源输入。
6	20	FORCE1	通道1来自外部PMU的加载输入。
7	19	DUT1	通道1被测器件输入/输出。多功能组合I/O用于驱动器、比较器、箝位电路和负载。
8	18	SENSE1	通道1至外部PMU的检测输出。
13	13	GS	地检测端。GS是LDH_和LDL_的地基准。
18	8	SENSE2	通道2至外部PMU的检测输出。
19	7	DUT2	通道2被测器件输入/输出。多功能组合I/O用于驱动器、比较器、箝位电路和负载。
20	6	FORCE2	通道2来自外部PMU的加载输入。
26	100	CLV2	通道2低端比较器基准输入。
27	99	CHV2	通道2高端比较器基准输入。
28	98	DLV2	通道2驱动器低端基准输入。

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

引脚说明 (续)

MAX9961/MAX9962

引脚		名称	功能
MAX9961	MAX9962		
29	97	DTV2	通道2驱动器端接基准输入。
30	96	DHV2	通道2驱动器高端基准输入。
31	95	CPLV2	通道2低端箝位基准输入。
32	94	CPHV2	通道2高端箝位基准输入。
36	90	NCH2	通道2比较器高端输出。通道2高端比较器差分输出。
37	89	CH2	
38	88	VCCO2	通道2集电极电压输入。通道2比较器输出上拉电阻的加载电压。内部端接电阻的上拉电压。对于内部没有端接电阻的版本，内部未连接。
39	87	NCL2	通道2比较器低端输出。通道2低端比较器差分输出。
40	86	CL2	
47	79	COM2	通道2有源负载换流电压基准输入。
48	78	LDL2	通道2有源负载源出电流基准输入。
49	77	LDH2	通道2有源负载吸入电流基准输入。
50, 76	50, 76	N.C.	无连接。不要进行连接。
51	75	TDATA2	通道2数据端接电压输入。DATA2和NDATA2差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
52	74	NDATA2	通道2多路复用器控制输入。通过差分控制输入DATA2和NDATA2选择DHV2或者DLV2作为驱动器2的输入。DATA2高于NDATA2时选择DHV2；NDATA2高于DATA2时选择DLV2。
53	73	DATA2	
54	72	TRCV2	通道2 RCV端接电压输入。RCV2和NRCV2差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
55	71	NRCV2	通道2多路复用器控制输入。差分控制输入RCV2和NRCV2可将通道2置为接收模式。RCV2高于NRCV2时，通道2进入接收模式；NRCV2高于RCV2时，通道2进入驱动模式。
56	70	RCV2	
57	69	TLDEN2	通道2负载使能端接电压输入。LDEN2和NLDEN2差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
58	68	NLDEN2	通道2多路复用器控制输入。差分控制输入LDEN2和NLDEN2用来使能/禁用有源负载。LDEN2高于NLDEN2时，使能通道2有源负载；NLDEN2高于LDEN2时，禁用通道2有源负载。
59	67	LDEN2	
61	65	$\overline{RST}$	复位输入。串行寄存器异步复位输入。 $\overline{RST}$ 低电平有效，有效时启动低泄漏模式。上电时，在V <sub>CC</sub> 和V <sub>EE</sub> 稳定之前，需保持 $\overline{RST}$ 为低电平。
62	64	$\overline{CS}$	片选输入。串行端口使能输入。 $\overline{CS}$ 低电平有效。
63	63	THR	单端逻辑门限。THR开路时，门限设置为+1.25V，也可将THR加载到所需的门限电压。
64	62	SCLK	串行时钟输入。串行端口时钟。
65	61	DIN	数据输入。串行端口数据输入。

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962


引脚说明 (续)

引脚		名称	功能
MAX9961	MAX9962		
67	59	LDEN1	通道1多路复用器控制输入。差分控制输入LDEN1和NLDEN1用于使能/禁用有源负载。LDEN1高于NLDEN1时，使能通道1有源负载；NLDEN1高于LDEN1时，禁用通道1有源负载。
68	58	NLDEN1	
69	57	TLDEN1	通道1负载使能端接电压输入。LDEN1和NLDEN1差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
70	56	RCV1	通道1多路复用器控制输入。差分控制输入RCV1和NRCV1，可将通道1置为接收模式。RCV1高于NRCV1时，通道1进入接收模式；NRCV1高于RCV1时，通道1进入驱动模式。
71	55	NRCV1	
72	54	TRCV1	通道1 RCV端接电压输入。RCV1和NRCV1差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
73	53	DATA1	通道1多路复用器控制输入。通过差分控制输入DATA1和NDATA1选择DHV1或者DLV1作为驱动器1的输入。DATA1高于NDATA1时选择DHV1；NDATA1高于DATA1时选择DLV1。
74	52	NDATA1	
75	51	TDATA1	通道1数据端接电压输入。DATA1和NDATA1差分输入的端接电压输入。对于没有内部端接电阻的版本，内部未连接。
77	49	LDH1	通道1有源负载吸收电流基准输入。
78	48	LDL1	通道1有源负载源出电流基准输入。
79	47	COM1	通道1有源负载换流电压基准输入。
86	40	CL1	通道1低端比较器输出。通道1低端比较器差分输出。
87	39	NCL1	
88	38	VCCO1	通道1集电极电压输入。通道1比较器输出上拉电阻的加载电压。这是内部端接电阻的上拉电压。对于没有内部端接电阻的版本，内部未连接。
89	37	CH1	通道1高端比较器的高端输出。通道1高端比较器差分输出。
90	36	NCH1	
94	32	CPHV1	通道1高端箝位基准输入。
95	31	CPLV1	通道1低端箝位基准输入。
96	30	DHV1	通道1驱动器高端基准输入。
97	29	DTV1	通道1驱动器端接基准输入。
98	28	DLV1	通道1驱动器低端基准输入。
99	27	CHV1	通道1高端比较器基准输入。
100	26	CLV1	通道1低端比较器基准输入。
—	—	PAD	裸露焊盘。用于散热的裸露焊盘与V <sub>EE</sub> 等电势。连接至V <sub>EE</sub> 或进行隔离处理。

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

功能框图

MAX9961/MAX9962



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

## 详细说明

MAX9961/MAX9962为双通道、低功耗、高速、引脚电子DCL IC，每个通道都含有一个三电平引脚驱动器、一个双路比较器、可调箝位电路和一个有源负载。驱动器可工作在-1.5V至+6.5V范围内，具有高速运行特性，它包括高阻和有源端接（第3级驱动）模式，在低电压摆幅下仍可保持高线性。双路比较器在较宽输入条件下具有较低的偏差（时序变化）。器件配置为高阻抗接收器时，箝位电路为高速DUT\_波形提供阻尼衰减。负载可编程，提供最大2mA源出电流和吸入电流。可方便实现接触/连续测试和对高输出阻抗器件的上拉。

MAX9961A/MAX9962A为驱动器和比较器提供精确的失调匹配，在成本敏感的系统，允许多通道共用基准。

MAX9961B/MAX9962B适用于每通道具有独立基准的系统设计。

高速输入端口的可选内部电阻使器件能够兼容于LVPECL、LVDS和GTL接口。连接端接电压输入（TDATA\_、TRCV\_、TLDEN\_）至合适的电压，以实现与LVPECL、GTL或其它逻辑电平的匹配连接。对于100Ω差分LVDS终端电阻，则保持输入悬空。关于端接选项请参考选择指南。

比较器提供集电极开路输出，该输出必需上拉至集电极电压 $V_{CCO}$ 。无需外部元件，选择内部电阻即可提供50Ω信号终端匹配和上拉。关于器件端接选项请参考选择指南。关于端接的详细情况请参考比较器部分。

由3线、低压、CMOS兼容串口编程设置MAX9961/MAX9962的低泄漏、负载校准、摆率和三态/端接运行模式。




图2. 驱动器通道简图

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962

## 输出驱动器

驱动器输入是一个高速多路复用器，可选择DHV\_、DLV\_或DTV\_三个电压之一作为输入。该选择切换由高速输入DATA\_、RCV\_以及模式控制位TMSEL (表1) 进行控制。摆率电路控制缓冲器输入的摆率。可根据表2在四种摆率中进行选择。内部多路复用器速率设置为100%驱动器摆率(参考典型工作特性中的Driver Large-Signal Response曲线)。

DUT\_可在缓冲器输出和高阻模式之间高速转换，也可置为低泄漏模式(见图2和表1)。高阻模式下，接入了箝位电路。高速输入RCV\_和模式控制位TMSEL、LLEAK控制该切换。高阻模式下，DUT\_的偏置电流在0至3V电压范围内小于1.5 $\mu$ A，而节点仍然能够跟踪高速信号。低泄漏模式下，DUT\_的偏置电流进一步降至15nA以下，信号跟踪能力变慢。更多细节请参考低泄漏模式，LLEAK部分。

驱动器输出阻抗标称值为50 $\Omega$ 。若需45 $\Omega$ 至51 $\Omega$ 范围内的不同电阻值，请与厂商联系。

## 箝位电路

当通道配置为高阻接收器时，应设置电压箝位(高电平和低电平)以限制DUT\_上的电压并抑制反射。箝位电路如同连接至大电流缓冲器输出的二极管。内部电路对1mA箝位电流时的二极管压降进行补偿。使用外部连接端CPHV\_和CPLV\_设置箝位电压。箝位电路仅在驱动器处于高阻模式时有效(图2)。为实现瞬态抑制，需设置箝位电压近似等于所需的最小和最大DUT\_电压。最佳箝位电压取决于应用情况，需要根据经验确定。如果不需要箝位，应将箝位电压设置在超出所需DUT\_电压范围的0.7V以外；没有加载DUT\_时，过压保护电路仍然保持工作状态。

## 比较器

MAX9961/MAX9962的每一个通道都含有两个独立的高速比较器。每个比较器的一个输入内部连接至DUT\_，另一个输入连接至CHV\_或者CLV\_ (参考功能框图)。如表3所示，比较器输出为输入条件的逻辑运算结果。

比较器差分输出为集电极开路输出。该配置结构在两个输出之间切换一个8mA电流源，提供或不提供连接至

表1. 驱动器逻辑

EXTERNAL CONNECTIONS		INTERNAL CONTROL REGISTER		DRIVER OUTPUT
DATA_	RCV_	TMSEL	LLEAK	
1	0	X	0	Drive to DHV_
0	0	X	0	Drive to DLV_
X	1	1	0	Drive to DTV_ (term mode)
X	1	0	0	High-impedance mode (high-z)
X	X	X	1	Low-leakage mode

表2. 摆率逻辑

SC1	SC0	DRIVER SLEW RATE (%)
0	0	100
0	1	75
1	0	50
1	1	25

表3. 比较器逻辑

DUT_ > CHV_	DUT_ > CLV_	CH_	CL_
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

V<sub>CCO\_</sub>的内部端接电阻(图3)。对于外部端接，则不要连接V<sub>CCO\_</sub>，并加入所需的外部电阻。这些典型值为50 $\Omega$ 的电阻连接至输出走线接收端的上拉电压。在不超过Absolute Maximum Ratings的条件下，也可以使用不同的通道阻抗终端配置。注意电阻值同时设置了电压摆幅。对于内部端接，连接V<sub>CCO\_</sub>至所需的V<sub>OH</sub>电压。输出提供标称值为400mV<sub>P-P</sub>的摆幅和50 $\Omega$ 源终端匹配电阻。

## 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载




图3. 比较器集电极开路输出

### 有源负载

有源负载由线性可编程的源出和吸入电流源、一个换流缓冲器和一个二极管桥(参考功能框图)组成。模拟控制输入LDH\_和LDL\_，分别在0至2mA范围内编程设置吸入和源出电流。模拟基准输入COM\_设置换流缓冲器的输出电压。源出和吸入相对被测器件而言。流出MAX9961/MAX9962的电流称为吸入电流，而流入MAX9961/MAX9962的电流称为源出电流。

可编程源出(低)电流在 $V_{DUT_} > V_{COM_}$ 时，加载被测器件。可编程吸入(高)电流在 $V_{DUT_} < V_{COM_}$ 时，加载被测器件。

表4. 有源负载编程

EXTERNAL CONNECTIONS	INTERNAL CONTROL REGISTER		MODE
	LDEN_	LDCAL	
0	0	0	Normal operating mode, load disabled
1	0	0	Normal operating mode, load enabled
X	1	0	Load enabled for diagnostics
X	X	1	Low-leakage mode

GS输入允许使用MAX5631或MAX5734等电平设置DAC对MAX9961/MAX9962的有源负载、驱动器、比较器和箝位电路进行编程设置。尽管所有DAC电平通常由 $V_{GS}$ 进行偏置，相对于有源负载电流而言，MAX9961/MAX9962的地检测输入消除了这种偏置影响。连接GS至DAC所使用的地参考端。 $(V_{LDL_} - V_{GS})$ 以+400 $\mu$ A/V的比率设置源出电流。 $(V_{LDH_} - V_{GS})$ 以-400 $\mu$ A/V的比率设置吸入电流。

高速差分输入LDEN\_以及控制字的LDCAL和LLEAK两位对负载进行控制(表4)。当负载使能后，内部源出和吸入电流源连接至二极管桥。负载禁用后，内部电流源旁路至地，二极管桥的两端浮空(参考功能框图)。LLEAK将负载置为低泄漏模式。LLEAK优先级高于LDEN\_和LDCAL。更多详细信息请参考低泄漏模式，LLEAK部分。

### 负载校准使能，LDCAL

LDCAL信号独立使能负载，与LDEN\_的状态无关。在一些测试仪配置中，负载使能由驱动器高阻信号(RCV\_)的置反信号驱动，因此禁用驱动器将会使能负载，反之亦然。LDCAL允许同时使能负载和驱动器，从而在这种测试仪配置中实现诊断功能(表4)。

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

MAX9961/MAX9962




图4. 串口时序

### 低泄漏模式，LLEAK

通过串行端口将LLEAK置位，或者利用 $\overline{RST}$ 可使MAX9961/MAX9962进入低泄漏状态(参考*Electrical Characteristics*)。此时，比较器全速工作，而驱动器、箝位电路和有源负载禁用。该模式不需要输出断开继电器，即可方便进行IDDQ和PMU测量。对于每个通道，LLEAK互相独立。

当DUT\_以高速信号驱动，而LLEAK置位时，泄漏电流瞬间增加并超过正常工作所规定的限制值。*Electrical Characteristics*表中的低泄漏恢复指标给出了器件在这种条件下的运行状态。

### 串口和器件控制

CMOS兼容串行接口控制MAX9961/MAX9962的工作模式(图5)。如图4所示，控制数据进入一个7位移位寄存器(MSB在前)，并在 $\overline{CS}$ 变为高电平时锁存该数据。如图5和表5所示，来自移位寄存器的数据装入其中一个或所有两个锁存器，具体由D5和D6决定。锁存器为双引脚驱动器的每个通道提供5个模式位。模式位同外部输入DATA\_和RCV\_一起管理每个通道的功能，如图2、表1和表2所示。 $\overline{RST}$ 将所有两个通道设置为LLEAK=1，强制它们进入低泄漏模式。上电时，在 $V_{CC}$ 和 $V_{EE}$ 稳定之前， $\overline{RST}$ 需保持低电平。




图5. 串行接口

## 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

表5. 移位寄存器功能

BIT	NAME	DESCRIPTION
D6	CH1	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Set to 0 to make no changes to channel 1.
D5	CH2	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to 0 to make no changes to channel 2.
D4	LLEAK	Low-Leakage Select. Set to 1 to put driver, load, and clamps into low-leakage mode. Comparators remain active in low-leakage mode. Set to 0 for normal operation.
D3	TMSEL	Termination Select. Driver termination select bit. Set to 1 to force the driver output to the DTV_ voltage (term mode) when RCV_ = 1. Set to 0 to place the driver into high-impedance mode (high-Z) when RCV_ = 1. See Table 1.
D2	SC1	Driver Slew Rate Select. SC1 and SC0 set the driver slew rate. See Table 2.
D1	SC0	
D0	LDCAL	Load Calibrate. Overrides LDEN to enable load. Set LDCAL to 1 to enable load. Set LDCAL to 0 for normal operation. See Table 4.

模拟控制输入THR用于设置输入逻辑电平的门限，允许与低至0.9V的CMOS逻辑电平接口。THR悬空时，会产生来自内部基准的1.25V门限电压，并与2.5V至3.3V逻辑电平兼容。

### 温度监视

MAX9961/MAX9962提供温度输出信号TEMP，在管芯温度为+70°C (343K)时输出标称值为3.43V的电压。此输出电压随温度升高而增大，变化率为10mV/°C。

### 散热

在正常环境下，MAX9961/MAX9962需要采用外部散热器并通过裸露焊盘进行散热。裸露焊盘与V<sub>EE</sub>等电势，必需连接至V<sub>EE</sub>或者进行隔离处理。MAX9961的裸露焊盘位于封装顶部，而MAX9962的焊盘位于封装底部。



# 双通道、低功耗、500Mbps ATE 驱动器/比较器，具有2mA 负载

选择指南

PART	ACCURACY GRADE	COMPARATOR OUTPUT TERMINATION	HIGH-SPEED DIGITAL INPUT TERMINATION	HEAT EXTRACTION
<b>MAX9961</b> ADCCQ	A	None	None	Top
MAX9961AGCCQ	A	None	100Ω with center tap	Top
MAX9961ALCCQ	A	50Ω to V <sub>CCO_</sub>	100Ω with center tap	Top
MAX9961BDCCQ	B	None	None	Top
MAX9961BGCCQ	B	None	100Ω with center tap	Top
MAX9961BLCCQ	B	50Ω to V <sub>CCO_</sub>	100Ω with center tap	Top
<b>MAX9962</b> ADCCQ	A	None	None	Bottom
MAX9962AGCCQ	A	None	100Ω with center tap	Bottom
MAX9962ALCCQ	A	50Ω to V <sub>CCO_</sub>	100Ω with center tap	Bottom
MAX9962BDCCQ	B	None	None	Bottom
MAX9962BGCCQ	B	None	100Ω with center tap	Bottom
MAX9962BLCCQ	B	50Ω to V <sub>CCO_</sub>	100Ω with center tap	Bottom

## 芯片信息

TRANSISTOR COUNT: 5130

PROCESS: Bipolar

EXPOSED PAD: At VEE potential; connect to VEE or leave isolated.


## 封装信息

(本数据资料提供的封装图可能不是最近的规格，如需最近的封装外型信息，请查询 [www.maxim-ic.com.cn/packages](http://www.maxim-ic.com.cn/packages).)

# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载


引脚配置

MAX9961/MAX9962



# 双通道、低功耗、500Mbps ATE驱动器/比较器，具有2mA负载

引脚配置 (续)



Maxim 不对 Maxim 产品以外的任何电路使用负责，也不提供其专利许可。Maxim 保留在任何时间、没有任何通报的前提下修改产品资料和规格的权利。